1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934
#[doc = "Reader of register C2IMR1"] pub type R = crate::R<u32, super::C2IMR1>; #[doc = "Writer for register C2IMR1"] pub type W = crate::W<u32, super::C2IMR1>; #[doc = "Register C2IMR1 `reset()`'s with value 0"] impl crate::ResetValue for super::C2IMR1 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `EXTI15IM`"] pub type EXTI15IM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EXTI15IM`"] pub struct EXTI15IM_W<'a> { w: &'a mut W, } impl<'a> EXTI15IM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 31)) | (((value as u32) & 0x01) << 31); self.w } } #[doc = "Reader of field `EXTI14IM`"] pub type EXTI14IM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EXTI14IM`"] pub struct EXTI14IM_W<'a> { w: &'a mut W, } impl<'a> EXTI14IM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 30)) | (((value as u32) & 0x01) << 30); self.w } } #[doc = "Reader of field `EXTI13IM`"] pub type EXTI13IM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EXTI13IM`"] pub struct EXTI13IM_W<'a> { w: &'a mut W, } impl<'a> EXTI13IM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 29)) | (((value as u32) & 0x01) << 29); self.w } } #[doc = "Reader of field `EXTI12IM`"] pub type EXTI12IM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EXTI12IM`"] pub struct EXTI12IM_W<'a> { w: &'a mut W, } impl<'a> EXTI12IM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 28)) | (((value as u32) & 0x01) << 28); self.w } } #[doc = "Reader of field `EXTI11IM`"] pub type EXTI11IM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EXTI11IM`"] pub struct EXTI11IM_W<'a> { w: &'a mut W, } impl<'a> EXTI11IM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 27)) | (((value as u32) & 0x01) << 27); self.w } } #[doc = "Reader of field `EXTI10IM`"] pub type EXTI10IM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EXTI10IM`"] pub struct EXTI10IM_W<'a> { w: &'a mut W, } impl<'a> EXTI10IM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 26)) | (((value as u32) & 0x01) << 26); self.w } } #[doc = "Reader of field `EXTI9IM`"] pub type EXTI9IM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EXTI9IM`"] pub struct EXTI9IM_W<'a> { w: &'a mut W, } impl<'a> EXTI9IM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 25)) | (((value as u32) & 0x01) << 25); self.w } } #[doc = "Reader of field `EXTI8IM`"] pub type EXTI8IM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EXTI8IM`"] pub struct EXTI8IM_W<'a> { w: &'a mut W, } impl<'a> EXTI8IM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 24)) | (((value as u32) & 0x01) << 24); self.w } } #[doc = "Reader of field `EXTI7IM`"] pub type EXTI7IM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EXTI7IM`"] pub struct EXTI7IM_W<'a> { w: &'a mut W, } impl<'a> EXTI7IM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 23)) | (((value as u32) & 0x01) << 23); self.w } } #[doc = "Reader of field `EXTI6IM`"] pub type EXTI6IM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EXTI6IM`"] pub struct EXTI6IM_W<'a> { w: &'a mut W, } impl<'a> EXTI6IM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 22)) | (((value as u32) & 0x01) << 22); self.w } } #[doc = "Reader of field `EXTI5IM`"] pub type EXTI5IM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EXTI5IM`"] pub struct EXTI5IM_W<'a> { w: &'a mut W, } impl<'a> EXTI5IM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 21)) | (((value as u32) & 0x01) << 21); self.w } } #[doc = "Reader of field `EXTI4IM`"] pub type EXTI4IM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EXTI4IM`"] pub struct EXTI4IM_W<'a> { w: &'a mut W, } impl<'a> EXTI4IM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 20)) | (((value as u32) & 0x01) << 20); self.w } } #[doc = "Reader of field `EXTI3IM`"] pub type EXTI3IM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EXTI3IM`"] pub struct EXTI3IM_W<'a> { w: &'a mut W, } impl<'a> EXTI3IM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 19)) | (((value as u32) & 0x01) << 19); self.w } } #[doc = "Reader of field `EXTI2IM`"] pub type EXTI2IM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EXTI2IM`"] pub struct EXTI2IM_W<'a> { w: &'a mut W, } impl<'a> EXTI2IM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 18)) | (((value as u32) & 0x01) << 18); self.w } } #[doc = "Reader of field `EXTI1IM`"] pub type EXTI1IM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EXTI1IM`"] pub struct EXTI1IM_W<'a> { w: &'a mut W, } impl<'a> EXTI1IM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 17)) | (((value as u32) & 0x01) << 17); self.w } } #[doc = "Reader of field `EXTI0IM`"] pub type EXTI0IM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EXTI0IM`"] pub struct EXTI0IM_W<'a> { w: &'a mut W, } impl<'a> EXTI0IM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16); self.w } } #[doc = "Reader of field `DAC1IM`"] pub type DAC1IM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DAC1IM`"] pub struct DAC1IM_W<'a> { w: &'a mut W, } impl<'a> DAC1IM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 13)) | (((value as u32) & 0x01) << 13); self.w } } #[doc = "Reader of field `ADCIM`"] pub type ADCIM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ADCIM`"] pub struct ADCIM_W<'a> { w: &'a mut W, } impl<'a> ADCIM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 12)) | (((value as u32) & 0x01) << 12); self.w } } #[doc = "Reader of field `COMPIM`"] pub type COMPIM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `COMPIM`"] pub struct COMPIM_W<'a> { w: &'a mut W, } impl<'a> COMPIM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 11)) | (((value as u32) & 0x01) << 11); self.w } } #[doc = "Reader of field `FLASHIM`"] pub type FLASHIM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `FLASHIM`"] pub struct FLASHIM_W<'a> { w: &'a mut W, } impl<'a> FLASHIM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u32) & 0x01) << 6); self.w } } #[doc = "Reader of field `RCCIM`"] pub type RCCIM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RCCIM`"] pub struct RCCIM_W<'a> { w: &'a mut W, } impl<'a> RCCIM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "Reader of field `RTCWKUPIM`"] pub type RTCWKUPIM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RTCWKUPIM`"] pub struct RTCWKUPIM_W<'a> { w: &'a mut W, } impl<'a> RTCWKUPIM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } #[doc = "Reader of field `RTCSSRUIM`"] pub type RTCSSRUIM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RTCSSRUIM`"] pub struct RTCSSRUIM_W<'a> { w: &'a mut W, } impl<'a> RTCSSRUIM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Reader of field `RTCALARMIM`"] pub type RTCALARMIM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RTCALARMIM`"] pub struct RTCALARMIM_W<'a> { w: &'a mut W, } impl<'a> RTCALARMIM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `RTCSTAMPTAMPLSECSSIM`"] pub type RTCSTAMPTAMPLSECSSIM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RTCSTAMPTAMPLSECSSIM`"] pub struct RTCSTAMPTAMPLSECSSIM_W<'a> { w: &'a mut W, } impl<'a> RTCSTAMPTAMPLSECSSIM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `AES1IM`"] pub type AES1IM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `AES1IM`"] pub struct AES1IM_W<'a> { w: &'a mut W, } impl<'a> AES1IM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10); self.w } } #[doc = "Reader of field `PKAIM`"] pub type PKAIM_R = crate::R<bool, bool>; #[doc = "Write proxy for field `PKAIM`"] pub struct PKAIM_W<'a> { w: &'a mut W, } impl<'a> PKAIM_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } impl R { #[doc = "Bit 31 - Peripheral EXTI15 interrupt mask to CPU2"] #[inline(always)] pub fn exti15im(&self) -> EXTI15IM_R { EXTI15IM_R::new(((self.bits >> 31) & 0x01) != 0) } #[doc = "Bit 30 - Peripheral EXTI14 interrupt mask to CPU2"] #[inline(always)] pub fn exti14im(&self) -> EXTI14IM_R { EXTI14IM_R::new(((self.bits >> 30) & 0x01) != 0) } #[doc = "Bit 29 - Peripheral EXTI13 interrupt mask to CPU2"] #[inline(always)] pub fn exti13im(&self) -> EXTI13IM_R { EXTI13IM_R::new(((self.bits >> 29) & 0x01) != 0) } #[doc = "Bit 28 - Peripheral EXTI12 interrupt mask to CPU2"] #[inline(always)] pub fn exti12im(&self) -> EXTI12IM_R { EXTI12IM_R::new(((self.bits >> 28) & 0x01) != 0) } #[doc = "Bit 27 - Peripheral EXTI11 interrupt mask to CPU2"] #[inline(always)] pub fn exti11im(&self) -> EXTI11IM_R { EXTI11IM_R::new(((self.bits >> 27) & 0x01) != 0) } #[doc = "Bit 26 - Peripheral EXTI10 interrupt mask to CPU2"] #[inline(always)] pub fn exti10im(&self) -> EXTI10IM_R { EXTI10IM_R::new(((self.bits >> 26) & 0x01) != 0) } #[doc = "Bit 25 - Peripheral EXTI9 interrupt mask to CPU2"] #[inline(always)] pub fn exti9im(&self) -> EXTI9IM_R { EXTI9IM_R::new(((self.bits >> 25) & 0x01) != 0) } #[doc = "Bit 24 - Peripheral EXTI8 interrupt mask to CPU2"] #[inline(always)] pub fn exti8im(&self) -> EXTI8IM_R { EXTI8IM_R::new(((self.bits >> 24) & 0x01) != 0) } #[doc = "Bit 23 - Peripheral EXTI7 interrupt mask to CPU2"] #[inline(always)] pub fn exti7im(&self) -> EXTI7IM_R { EXTI7IM_R::new(((self.bits >> 23) & 0x01) != 0) } #[doc = "Bit 22 - Peripheral EXTI6 interrupt mask to CPU2"] #[inline(always)] pub fn exti6im(&self) -> EXTI6IM_R { EXTI6IM_R::new(((self.bits >> 22) & 0x01) != 0) } #[doc = "Bit 21 - Peripheral EXTI5 interrupt mask to CPU2"] #[inline(always)] pub fn exti5im(&self) -> EXTI5IM_R { EXTI5IM_R::new(((self.bits >> 21) & 0x01) != 0) } #[doc = "Bit 20 - Peripheral EXTI4 interrupt mask to CPU2"] #[inline(always)] pub fn exti4im(&self) -> EXTI4IM_R { EXTI4IM_R::new(((self.bits >> 20) & 0x01) != 0) } #[doc = "Bit 19 - Peripheral EXTI3 interrupt mask to CPU2"] #[inline(always)] pub fn exti3im(&self) -> EXTI3IM_R { EXTI3IM_R::new(((self.bits >> 19) & 0x01) != 0) } #[doc = "Bit 18 - Peripheral EXTI2 interrupt mask to CPU2"] #[inline(always)] pub fn exti2im(&self) -> EXTI2IM_R { EXTI2IM_R::new(((self.bits >> 18) & 0x01) != 0) } #[doc = "Bit 17 - Peripheral EXTI1 interrupt mask to CPU2"] #[inline(always)] pub fn exti1im(&self) -> EXTI1IM_R { EXTI1IM_R::new(((self.bits >> 17) & 0x01) != 0) } #[doc = "Bit 16 - Peripheral EXTI0 interrupt mask to CPU2"] #[inline(always)] pub fn exti0im(&self) -> EXTI0IM_R { EXTI0IM_R::new(((self.bits >> 16) & 0x01) != 0) } #[doc = "Bit 13 - Peripheral DAC1 interrupt mask to CPU2"] #[inline(always)] pub fn dac1im(&self) -> DAC1IM_R { DAC1IM_R::new(((self.bits >> 13) & 0x01) != 0) } #[doc = "Bit 12 - Peripheral ADC interrupt mask to CPU2"] #[inline(always)] pub fn adcim(&self) -> ADCIM_R { ADCIM_R::new(((self.bits >> 12) & 0x01) != 0) } #[doc = "Bit 11 - Peripheral COMP interrupt mask to CPU2"] #[inline(always)] pub fn compim(&self) -> COMPIM_R { COMPIM_R::new(((self.bits >> 11) & 0x01) != 0) } #[doc = "Bit 6 - Peripheral FLASH interrupt mask to CPU2"] #[inline(always)] pub fn flashim(&self) -> FLASHIM_R { FLASHIM_R::new(((self.bits >> 6) & 0x01) != 0) } #[doc = "Bit 5 - Peripheral RCC interrupt mask to CPU2"] #[inline(always)] pub fn rccim(&self) -> RCCIM_R { RCCIM_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bit 3 - Peripheral RTCWKUP interrupt mask to CPU2"] #[inline(always)] pub fn rtcwkupim(&self) -> RTCWKUPIM_R { RTCWKUPIM_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 2 - RTCSSRUIM"] #[inline(always)] pub fn rtcssruim(&self) -> RTCSSRUIM_R { RTCSSRUIM_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 1 - Peripheral RTCALARM interrupt mask to CPU2"] #[inline(always)] pub fn rtcalarmim(&self) -> RTCALARMIM_R { RTCALARMIM_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 0 - Peripheral RTCSTAMPTAMPLSECSS interrupt mask to CPU2"] #[inline(always)] pub fn rtcstamptamplsecssim(&self) -> RTCSTAMPTAMPLSECSSIM_R { RTCSTAMPTAMPLSECSSIM_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 10 - AES1IM"] #[inline(always)] pub fn aes1im(&self) -> AES1IM_R { AES1IM_R::new(((self.bits >> 10) & 0x01) != 0) } #[doc = "Bit 8 - PKAIM"] #[inline(always)] pub fn pkaim(&self) -> PKAIM_R { PKAIM_R::new(((self.bits >> 8) & 0x01) != 0) } } impl W { #[doc = "Bit 31 - Peripheral EXTI15 interrupt mask to CPU2"] #[inline(always)] pub fn exti15im(&mut self) -> EXTI15IM_W { EXTI15IM_W { w: self } } #[doc = "Bit 30 - Peripheral EXTI14 interrupt mask to CPU2"] #[inline(always)] pub fn exti14im(&mut self) -> EXTI14IM_W { EXTI14IM_W { w: self } } #[doc = "Bit 29 - Peripheral EXTI13 interrupt mask to CPU2"] #[inline(always)] pub fn exti13im(&mut self) -> EXTI13IM_W { EXTI13IM_W { w: self } } #[doc = "Bit 28 - Peripheral EXTI12 interrupt mask to CPU2"] #[inline(always)] pub fn exti12im(&mut self) -> EXTI12IM_W { EXTI12IM_W { w: self } } #[doc = "Bit 27 - Peripheral EXTI11 interrupt mask to CPU2"] #[inline(always)] pub fn exti11im(&mut self) -> EXTI11IM_W { EXTI11IM_W { w: self } } #[doc = "Bit 26 - Peripheral EXTI10 interrupt mask to CPU2"] #[inline(always)] pub fn exti10im(&mut self) -> EXTI10IM_W { EXTI10IM_W { w: self } } #[doc = "Bit 25 - Peripheral EXTI9 interrupt mask to CPU2"] #[inline(always)] pub fn exti9im(&mut self) -> EXTI9IM_W { EXTI9IM_W { w: self } } #[doc = "Bit 24 - Peripheral EXTI8 interrupt mask to CPU2"] #[inline(always)] pub fn exti8im(&mut self) -> EXTI8IM_W { EXTI8IM_W { w: self } } #[doc = "Bit 23 - Peripheral EXTI7 interrupt mask to CPU2"] #[inline(always)] pub fn exti7im(&mut self) -> EXTI7IM_W { EXTI7IM_W { w: self } } #[doc = "Bit 22 - Peripheral EXTI6 interrupt mask to CPU2"] #[inline(always)] pub fn exti6im(&mut self) -> EXTI6IM_W { EXTI6IM_W { w: self } } #[doc = "Bit 21 - Peripheral EXTI5 interrupt mask to CPU2"] #[inline(always)] pub fn exti5im(&mut self) -> EXTI5IM_W { EXTI5IM_W { w: self } } #[doc = "Bit 20 - Peripheral EXTI4 interrupt mask to CPU2"] #[inline(always)] pub fn exti4im(&mut self) -> EXTI4IM_W { EXTI4IM_W { w: self } } #[doc = "Bit 19 - Peripheral EXTI3 interrupt mask to CPU2"] #[inline(always)] pub fn exti3im(&mut self) -> EXTI3IM_W { EXTI3IM_W { w: self } } #[doc = "Bit 18 - Peripheral EXTI2 interrupt mask to CPU2"] #[inline(always)] pub fn exti2im(&mut self) -> EXTI2IM_W { EXTI2IM_W { w: self } } #[doc = "Bit 17 - Peripheral EXTI1 interrupt mask to CPU2"] #[inline(always)] pub fn exti1im(&mut self) -> EXTI1IM_W { EXTI1IM_W { w: self } } #[doc = "Bit 16 - Peripheral EXTI0 interrupt mask to CPU2"] #[inline(always)] pub fn exti0im(&mut self) -> EXTI0IM_W { EXTI0IM_W { w: self } } #[doc = "Bit 13 - Peripheral DAC1 interrupt mask to CPU2"] #[inline(always)] pub fn dac1im(&mut self) -> DAC1IM_W { DAC1IM_W { w: self } } #[doc = "Bit 12 - Peripheral ADC interrupt mask to CPU2"] #[inline(always)] pub fn adcim(&mut self) -> ADCIM_W { ADCIM_W { w: self } } #[doc = "Bit 11 - Peripheral COMP interrupt mask to CPU2"] #[inline(always)] pub fn compim(&mut self) -> COMPIM_W { COMPIM_W { w: self } } #[doc = "Bit 6 - Peripheral FLASH interrupt mask to CPU2"] #[inline(always)] pub fn flashim(&mut self) -> FLASHIM_W { FLASHIM_W { w: self } } #[doc = "Bit 5 - Peripheral RCC interrupt mask to CPU2"] #[inline(always)] pub fn rccim(&mut self) -> RCCIM_W { RCCIM_W { w: self } } #[doc = "Bit 3 - Peripheral RTCWKUP interrupt mask to CPU2"] #[inline(always)] pub fn rtcwkupim(&mut self) -> RTCWKUPIM_W { RTCWKUPIM_W { w: self } } #[doc = "Bit 2 - RTCSSRUIM"] #[inline(always)] pub fn rtcssruim(&mut self) -> RTCSSRUIM_W { RTCSSRUIM_W { w: self } } #[doc = "Bit 1 - Peripheral RTCALARM interrupt mask to CPU2"] #[inline(always)] pub fn rtcalarmim(&mut self) -> RTCALARMIM_W { RTCALARMIM_W { w: self } } #[doc = "Bit 0 - Peripheral RTCSTAMPTAMPLSECSS interrupt mask to CPU2"] #[inline(always)] pub fn rtcstamptamplsecssim(&mut self) -> RTCSTAMPTAMPLSECSSIM_W { RTCSTAMPTAMPLSECSSIM_W { w: self } } #[doc = "Bit 10 - AES1IM"] #[inline(always)] pub fn aes1im(&mut self) -> AES1IM_W { AES1IM_W { w: self } } #[doc = "Bit 8 - PKAIM"] #[inline(always)] pub fn pkaim(&mut self) -> PKAIM_W { PKAIM_W { w: self } } }