1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220
#[doc = "Reader of register C2AHB1ENR"] pub type R = crate::R<u32, super::C2AHB1ENR>; #[doc = "Writer for register C2AHB1ENR"] pub type W = crate::W<u32, super::C2AHB1ENR>; #[doc = "Register C2AHB1ENR `reset()`'s with value 0"] impl crate::ResetValue for super::C2AHB1ENR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `TSCEN`"] pub type TSCEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TSCEN`"] pub struct TSCEN_W<'a> { w: &'a mut W, } impl<'a> TSCEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16); self.w } } #[doc = "Reader of field `CRCEN`"] pub type CRCEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CRCEN`"] pub struct CRCEN_W<'a> { w: &'a mut W, } impl<'a> CRCEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 12)) | (((value as u32) & 0x01) << 12); self.w } } #[doc = "Reader of field `SRAM1EN`"] pub type SRAM1EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SRAM1EN`"] pub struct SRAM1EN_W<'a> { w: &'a mut W, } impl<'a> SRAM1EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9); self.w } } #[doc = "Reader of field `DMAMUXEN`"] pub type DMAMUXEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DMAMUXEN`"] pub struct DMAMUXEN_W<'a> { w: &'a mut W, } impl<'a> DMAMUXEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Reader of field `DMA2EN`"] pub type DMA2EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DMA2EN`"] pub struct DMA2EN_W<'a> { w: &'a mut W, } impl<'a> DMA2EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `DMA1EN`"] pub type DMA1EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DMA1EN`"] pub struct DMA1EN_W<'a> { w: &'a mut W, } impl<'a> DMA1EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } impl R { #[doc = "Bit 16 - CPU2 Touch Sensing Controller clock enable"] #[inline(always)] pub fn tscen(&self) -> TSCEN_R { TSCEN_R::new(((self.bits >> 16) & 0x01) != 0) } #[doc = "Bit 12 - CPU2 CRC clock enable"] #[inline(always)] pub fn crcen(&self) -> CRCEN_R { CRCEN_R::new(((self.bits >> 12) & 0x01) != 0) } #[doc = "Bit 9 - CPU2 SRAM1 clock enable"] #[inline(always)] pub fn sram1en(&self) -> SRAM1EN_R { SRAM1EN_R::new(((self.bits >> 9) & 0x01) != 0) } #[doc = "Bit 2 - CPU2 DMAMUX clock enable"] #[inline(always)] pub fn dmamuxen(&self) -> DMAMUXEN_R { DMAMUXEN_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 1 - CPU2 DMA2 clock enable"] #[inline(always)] pub fn dma2en(&self) -> DMA2EN_R { DMA2EN_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 0 - CPU2 DMA1 clock enable"] #[inline(always)] pub fn dma1en(&self) -> DMA1EN_R { DMA1EN_R::new((self.bits & 0x01) != 0) } } impl W { #[doc = "Bit 16 - CPU2 Touch Sensing Controller clock enable"] #[inline(always)] pub fn tscen(&mut self) -> TSCEN_W { TSCEN_W { w: self } } #[doc = "Bit 12 - CPU2 CRC clock enable"] #[inline(always)] pub fn crcen(&mut self) -> CRCEN_W { CRCEN_W { w: self } } #[doc = "Bit 9 - CPU2 SRAM1 clock enable"] #[inline(always)] pub fn sram1en(&mut self) -> SRAM1EN_W { SRAM1EN_W { w: self } } #[doc = "Bit 2 - CPU2 DMAMUX clock enable"] #[inline(always)] pub fn dmamuxen(&mut self) -> DMAMUXEN_W { DMAMUXEN_W { w: self } } #[doc = "Bit 1 - CPU2 DMA2 clock enable"] #[inline(always)] pub fn dma2en(&mut self) -> DMA2EN_W { DMA2EN_W { w: self } } #[doc = "Bit 0 - CPU2 DMA1 clock enable"] #[inline(always)] pub fn dma1en(&mut self) -> DMA1EN_W { DMA1EN_W { w: self } } }