1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88
#[doc = "Reader of register AFRL"] pub type R = crate::R<u32, super::AFRL>; #[doc = "Writer for register AFRL"] pub type W = crate::W<u32, super::AFRL>; #[doc = "Register AFRL `reset()`'s with value 0"] impl crate::ResetValue for super::AFRL { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `AFSEL3`"] pub type AFSEL3_R = crate::R<u8, u8>; #[doc = "Write proxy for field `AFSEL3`"] pub struct AFSEL3_W<'a> { w: &'a mut W, } impl<'a> AFSEL3_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 12)) | (((value as u32) & 0x0f) << 12); self.w } } #[doc = "Reader of field `AFSEL1`"] pub type AFSEL1_R = crate::R<u8, u8>; #[doc = "Write proxy for field `AFSEL1`"] pub struct AFSEL1_W<'a> { w: &'a mut W, } impl<'a> AFSEL1_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 4)) | (((value as u32) & 0x0f) << 4); self.w } } #[doc = "Reader of field `AFSEL0`"] pub type AFSEL0_R = crate::R<u8, u8>; #[doc = "Write proxy for field `AFSEL0`"] pub struct AFSEL0_W<'a> { w: &'a mut W, } impl<'a> AFSEL0_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x0f) | ((value as u32) & 0x0f); self.w } } impl R { #[doc = "Bits 12:15 - Alternate function selection for port x bit y (y = 0..7)"] #[inline(always)] pub fn afsel3(&self) -> AFSEL3_R { AFSEL3_R::new(((self.bits >> 12) & 0x0f) as u8) } #[doc = "Bits 4:7 - Alternate function selection for port x bit y (y = 0..7)"] #[inline(always)] pub fn afsel1(&self) -> AFSEL1_R { AFSEL1_R::new(((self.bits >> 4) & 0x0f) as u8) } #[doc = "Bits 0:3 - Alternate function selection for port x bit y (y = 0..7)"] #[inline(always)] pub fn afsel0(&self) -> AFSEL0_R { AFSEL0_R::new((self.bits & 0x0f) as u8) } } impl W { #[doc = "Bits 12:15 - Alternate function selection for port x bit y (y = 0..7)"] #[inline(always)] pub fn afsel3(&mut self) -> AFSEL3_W { AFSEL3_W { w: self } } #[doc = "Bits 4:7 - Alternate function selection for port x bit y (y = 0..7)"] #[inline(always)] pub fn afsel1(&mut self) -> AFSEL1_W { AFSEL1_W { w: self } } #[doc = "Bits 0:3 - Alternate function selection for port x bit y (y = 0..7)"] #[inline(always)] pub fn afsel0(&mut self) -> AFSEL0_W { AFSEL0_W { w: self } } }