1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184
#[doc = "Reader of register CSELR"] pub type R = crate::R<u32, super::CSELR>; #[doc = "Writer for register CSELR"] pub type W = crate::W<u32, super::CSELR>; #[doc = "Register CSELR `reset()`'s with value 0"] impl crate::ResetValue for super::CSELR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `C7S`"] pub type C7S_R = crate::R<u8, u8>; #[doc = "Write proxy for field `C7S`"] pub struct C7S_W<'a> { w: &'a mut W, } impl<'a> C7S_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 24)) | (((value as u32) & 0x0f) << 24); self.w } } #[doc = "Reader of field `C6S`"] pub type C6S_R = crate::R<u8, u8>; #[doc = "Write proxy for field `C6S`"] pub struct C6S_W<'a> { w: &'a mut W, } impl<'a> C6S_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 20)) | (((value as u32) & 0x0f) << 20); self.w } } #[doc = "Reader of field `C5S`"] pub type C5S_R = crate::R<u8, u8>; #[doc = "Write proxy for field `C5S`"] pub struct C5S_W<'a> { w: &'a mut W, } impl<'a> C5S_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 16)) | (((value as u32) & 0x0f) << 16); self.w } } #[doc = "Reader of field `C4S`"] pub type C4S_R = crate::R<u8, u8>; #[doc = "Write proxy for field `C4S`"] pub struct C4S_W<'a> { w: &'a mut W, } impl<'a> C4S_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 12)) | (((value as u32) & 0x0f) << 12); self.w } } #[doc = "Reader of field `C3S`"] pub type C3S_R = crate::R<u8, u8>; #[doc = "Write proxy for field `C3S`"] pub struct C3S_W<'a> { w: &'a mut W, } impl<'a> C3S_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 8)) | (((value as u32) & 0x0f) << 8); self.w } } #[doc = "Reader of field `C2S`"] pub type C2S_R = crate::R<u8, u8>; #[doc = "Write proxy for field `C2S`"] pub struct C2S_W<'a> { w: &'a mut W, } impl<'a> C2S_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 4)) | (((value as u32) & 0x0f) << 4); self.w } } #[doc = "Reader of field `C1S`"] pub type C1S_R = crate::R<u8, u8>; #[doc = "Write proxy for field `C1S`"] pub struct C1S_W<'a> { w: &'a mut W, } impl<'a> C1S_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x0f) | ((value as u32) & 0x0f); self.w } } impl R { #[doc = "Bits 24:27 - DMA channel 7 selection"] #[inline(always)] pub fn c7s(&self) -> C7S_R { C7S_R::new(((self.bits >> 24) & 0x0f) as u8) } #[doc = "Bits 20:23 - DMA channel 6 selection"] #[inline(always)] pub fn c6s(&self) -> C6S_R { C6S_R::new(((self.bits >> 20) & 0x0f) as u8) } #[doc = "Bits 16:19 - DMA channel 5 selection"] #[inline(always)] pub fn c5s(&self) -> C5S_R { C5S_R::new(((self.bits >> 16) & 0x0f) as u8) } #[doc = "Bits 12:15 - DMA channel 4 selection"] #[inline(always)] pub fn c4s(&self) -> C4S_R { C4S_R::new(((self.bits >> 12) & 0x0f) as u8) } #[doc = "Bits 8:11 - DMA channel 3 selection"] #[inline(always)] pub fn c3s(&self) -> C3S_R { C3S_R::new(((self.bits >> 8) & 0x0f) as u8) } #[doc = "Bits 4:7 - DMA channel 2 selection"] #[inline(always)] pub fn c2s(&self) -> C2S_R { C2S_R::new(((self.bits >> 4) & 0x0f) as u8) } #[doc = "Bits 0:3 - DMA channel 1 selection"] #[inline(always)] pub fn c1s(&self) -> C1S_R { C1S_R::new((self.bits & 0x0f) as u8) } } impl W { #[doc = "Bits 24:27 - DMA channel 7 selection"] #[inline(always)] pub fn c7s(&mut self) -> C7S_W { C7S_W { w: self } } #[doc = "Bits 20:23 - DMA channel 6 selection"] #[inline(always)] pub fn c6s(&mut self) -> C6S_W { C6S_W { w: self } } #[doc = "Bits 16:19 - DMA channel 5 selection"] #[inline(always)] pub fn c5s(&mut self) -> C5S_W { C5S_W { w: self } } #[doc = "Bits 12:15 - DMA channel 4 selection"] #[inline(always)] pub fn c4s(&mut self) -> C4S_W { C4S_W { w: self } } #[doc = "Bits 8:11 - DMA channel 3 selection"] #[inline(always)] pub fn c3s(&mut self) -> C3S_W { C3S_W { w: self } } #[doc = "Bits 4:7 - DMA channel 2 selection"] #[inline(always)] pub fn c2s(&mut self) -> C2S_W { C2S_W { w: self } } #[doc = "Bits 0:3 - DMA channel 1 selection"] #[inline(always)] pub fn c1s(&mut self) -> C1S_W { C1S_W { w: self } } }