1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
use core::ops::Deref;
use crate::pac::{self, i2c1};
use crate::rcc::{Enable, Reset};
use crate::gpio::{Const, OpenDrain, PinA, SetAlternate};
use crate::pac::RCC;
use crate::rcc::Clocks;
use fugit::{HertzU32 as Hertz, RateExtU32};
mod hal_02;
mod hal_1;
#[derive(Debug, Eq, PartialEq)]
pub enum DutyCycle {
Ratio2to1,
Ratio16to9,
}
#[derive(Debug, PartialEq)]
pub enum Mode {
Standard {
frequency: Hertz,
},
Fast {
frequency: Hertz,
duty_cycle: DutyCycle,
},
}
impl Mode {
pub fn standard(frequency: Hertz) -> Self {
Self::Standard { frequency }
}
pub fn fast(frequency: Hertz, duty_cycle: DutyCycle) -> Self {
Self::Fast {
frequency,
duty_cycle,
}
}
pub fn get_frequency(&self) -> Hertz {
match *self {
Self::Standard { frequency } => frequency,
Self::Fast { frequency, .. } => frequency,
}
}
}
impl From<Hertz> for Mode {
fn from(frequency: Hertz) -> Self {
let k100: Hertz = 100.kHz();
if frequency <= k100 {
Self::Standard { frequency }
} else {
Self::Fast {
frequency,
duty_cycle: DutyCycle::Ratio2to1,
}
}
}
}
pub struct I2c<I2C: Instance, PINS> {
i2c: I2C,
pins: PINS,
}
pub struct Scl;
impl crate::Sealed for Scl {}
pub struct Sda;
impl crate::Sealed for Sda {}
pub trait Pins<I2C> {
fn set_alt_mode(&mut self);
fn restore_mode(&mut self);
}
impl<I2C, SCL, SDA, const SCLA: u8, const SDAA: u8> Pins<I2C> for (SCL, SDA)
where
SCL: PinA<Scl, I2C, A = Const<SCLA>> + SetAlternate<SCLA, OpenDrain>,
SDA: PinA<Sda, I2C, A = Const<SDAA>> + SetAlternate<SDAA, OpenDrain>,
{
fn set_alt_mode(&mut self) {
self.0.set_alt_mode();
self.1.set_alt_mode();
}
fn restore_mode(&mut self) {
self.0.restore_mode();
self.1.restore_mode();
}
}
pub use embedded_hal_one::i2c::NoAcknowledgeSource;
#[derive(Debug, Eq, PartialEq, Copy, Clone)]
#[non_exhaustive]
pub enum Error {
Overrun,
NoAcknowledge(NoAcknowledgeSource),
Timeout,
Bus,
Crc,
ArbitrationLoss,
}
impl Error {
pub(crate) fn nack_addr(self) -> Self {
match self {
Error::NoAcknowledge(NoAcknowledgeSource::Unknown) => {
Error::NoAcknowledge(NoAcknowledgeSource::Address)
}
e => e,
}
}
pub(crate) fn nack_data(self) -> Self {
match self {
Error::NoAcknowledge(NoAcknowledgeSource::Unknown) => {
Error::NoAcknowledge(NoAcknowledgeSource::Data)
}
e => e,
}
}
}
pub trait Instance: crate::Sealed + Deref<Target = i2c1::RegisterBlock> + Enable + Reset {}
impl Instance for pac::I2C1 {}
pub type I2c1<PINS> = I2c<pac::I2C1, PINS>;
impl Instance for pac::I2C2 {}
pub type I2c2<PINS> = I2c<pac::I2C2, PINS>;
#[cfg(feature = "i2c3")]
impl Instance for pac::I2C3 {}
#[cfg(feature = "i2c3")]
pub type I2c3<PINS> = I2c<pac::I2C3, PINS>;
pub trait I2cExt: Sized + Instance {
fn i2c<SCL, SDA>(
self,
pins: (SCL, SDA),
mode: impl Into<Mode>,
clocks: &Clocks,
) -> I2c<Self, (SCL, SDA)>
where
(SCL, SDA): Pins<Self>;
}
impl<I2C: Instance> I2cExt for I2C {
fn i2c<SCL, SDA>(
self,
pins: (SCL, SDA),
mode: impl Into<Mode>,
clocks: &Clocks,
) -> I2c<Self, (SCL, SDA)>
where
(SCL, SDA): Pins<Self>,
{
I2c::new(self, pins, mode, clocks)
}
}
impl<I2C, SCL, SDA> I2c<I2C, (SCL, SDA)>
where
I2C: Instance,
(SCL, SDA): Pins<I2C>,
{
pub fn new(i2c: I2C, mut pins: (SCL, SDA), mode: impl Into<Mode>, clocks: &Clocks) -> Self {
unsafe {
let rcc = &(*RCC::ptr());
I2C::enable(rcc);
I2C::reset(rcc);
}
pins.set_alt_mode();
let i2c = I2c { i2c, pins };
i2c.i2c_init(mode, clocks.pclk1());
i2c
}
pub fn release(mut self) -> (I2C, (SCL, SDA)) {
self.pins.restore_mode();
(self.i2c, (self.pins.0, self.pins.1))
}
}
impl<I2C: Instance, PINS> I2c<I2C, PINS> {
fn i2c_init(&self, mode: impl Into<Mode>, pclk: Hertz) {
let mode = mode.into();
self.i2c.cr1.modify(|_, w| w.pe().clear_bit());
let clock = pclk.raw();
let clc_mhz = clock / 1_000_000;
assert!((2..=50).contains(&clc_mhz));
self.i2c
.cr2
.write(|w| unsafe { w.freq().bits(clc_mhz as u8) });
let trise = match mode {
Mode::Standard { .. } => clc_mhz + 1,
Mode::Fast { .. } => clc_mhz * 300 / 1000 + 1,
};
self.i2c.trise.write(|w| w.trise().bits(trise as u8));
match mode {
Mode::Standard { frequency } => {
let ccr = (clock / (frequency.raw() * 2)).max(4);
self.i2c.ccr.write(|w| unsafe {
w.f_s()
.clear_bit()
.duty()
.clear_bit()
.ccr()
.bits(ccr as u16)
});
}
Mode::Fast {
frequency,
duty_cycle,
} => match duty_cycle {
DutyCycle::Ratio2to1 => {
let ccr = (clock / (frequency.raw() * 3)).max(1);
self.i2c.ccr.write(|w| unsafe {
w.f_s().set_bit().duty().clear_bit().ccr().bits(ccr as u16)
});
}
DutyCycle::Ratio16to9 => {
let ccr = (clock / (frequency.raw() * 25)).max(1);
self.i2c.ccr.write(|w| unsafe {
w.f_s().set_bit().duty().set_bit().ccr().bits(ccr as u16)
});
}
},
}
self.i2c.cr1.modify(|_, w| w.pe().set_bit());
}
fn check_and_clear_error_flags(&self) -> Result<i2c1::sr1::R, Error> {
let sr1 = self.i2c.sr1.read();
if sr1.timeout().bit_is_set() {
self.i2c.sr1.modify(|_, w| w.timeout().clear_bit());
return Err(Error::Timeout);
}
if sr1.pecerr().bit_is_set() {
self.i2c.sr1.modify(|_, w| w.pecerr().clear_bit());
return Err(Error::Crc);
}
if sr1.ovr().bit_is_set() {
self.i2c.sr1.modify(|_, w| w.ovr().clear_bit());
return Err(Error::Overrun);
}
if sr1.af().bit_is_set() {
self.i2c.sr1.modify(|_, w| w.af().clear_bit());
return Err(Error::NoAcknowledge(NoAcknowledgeSource::Unknown));
}
if sr1.arlo().bit_is_set() {
self.i2c.sr1.modify(|_, w| w.arlo().clear_bit());
return Err(Error::ArbitrationLoss);
}
if sr1.berr().bit_is_set() {
self.i2c.sr1.modify(|_, w| w.berr().clear_bit());
}
Ok(sr1)
}
fn write_bytes(&mut self, addr: u8, bytes: impl Iterator<Item = u8>) -> Result<(), Error> {
self.i2c.cr1.modify(|_, w| w.start().set_bit());
while self.check_and_clear_error_flags()?.sb().bit_is_clear() {}
loop {
self.check_and_clear_error_flags()?;
let sr2 = self.i2c.sr2.read();
if !(sr2.msl().bit_is_clear() && sr2.busy().bit_is_clear()) {
break;
}
}
self.i2c
.dr
.write(|w| unsafe { w.bits(u32::from(addr) << 1) });
loop {
let sr1 = self
.check_and_clear_error_flags()
.map_err(Error::nack_addr)?;
if sr1.addr().bit_is_set() {
break;
}
}
self.i2c.sr2.read();
for c in bytes {
self.send_byte(c)?;
}
Ok(())
}
fn send_byte(&self, byte: u8) -> Result<(), Error> {
while self
.check_and_clear_error_flags()
.map_err(Error::nack_addr)?
.tx_e()
.bit_is_clear()
{}
self.i2c.dr.write(|w| unsafe { w.bits(u32::from(byte)) });
while self
.check_and_clear_error_flags()
.map_err(Error::nack_data)?
.btf()
.bit_is_clear()
{}
Ok(())
}
fn recv_byte(&self) -> Result<u8, Error> {
loop {
self.check_and_clear_error_flags()
.map_err(Error::nack_data)?;
if self.i2c.sr1.read().rx_ne().bit_is_set() {
break;
}
}
let value = self.i2c.dr.read().bits() as u8;
Ok(value)
}
pub fn read(&mut self, addr: u8, buffer: &mut [u8]) -> Result<(), Error> {
if let Some((last, buffer)) = buffer.split_last_mut() {
self.i2c
.cr1
.modify(|_, w| w.start().set_bit().ack().set_bit());
while self.i2c.sr1.read().sb().bit_is_clear() {}
while {
let sr2 = self.i2c.sr2.read();
sr2.msl().bit_is_clear() && sr2.busy().bit_is_clear()
} {}
self.i2c
.dr
.write(|w| unsafe { w.bits((u32::from(addr) << 1) + 1) });
loop {
self.check_and_clear_error_flags()
.map_err(Error::nack_addr)?;
if self.i2c.sr1.read().addr().bit_is_set() {
break;
}
}
self.i2c.sr2.read();
for c in buffer {
*c = self.recv_byte()?;
}
self.i2c
.cr1
.modify(|_, w| w.ack().clear_bit().stop().set_bit());
*last = self.recv_byte()?;
while self.i2c.cr1.read().stop().bit_is_set() {}
Ok(())
} else {
Err(Error::Overrun)
}
}
pub fn write(&mut self, addr: u8, bytes: &[u8]) -> Result<(), Error> {
self.write_bytes(addr, bytes.iter().cloned())?;
self.i2c.cr1.modify(|_, w| w.stop().set_bit());
while self.i2c.cr1.read().stop().bit_is_set() {}
Ok(())
}
pub fn write_iter<B>(&mut self, addr: u8, bytes: B) -> Result<(), Error>
where
B: IntoIterator<Item = u8>,
{
self.write_bytes(addr, bytes.into_iter())?;
self.i2c.cr1.modify(|_, w| w.stop().set_bit());
while self.i2c.cr1.read().stop().bit_is_set() {}
Ok(())
}
pub fn write_read(&mut self, addr: u8, bytes: &[u8], buffer: &mut [u8]) -> Result<(), Error> {
self.write_bytes(addr, bytes.iter().cloned())?;
self.read(addr, buffer)
}
pub fn write_iter_read<B>(&mut self, addr: u8, bytes: B, buffer: &mut [u8]) -> Result<(), Error>
where
B: IntoIterator<Item = u8>,
{
self.write_bytes(addr, bytes.into_iter())?;
self.read(addr, buffer)
}
}