1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90
#[doc = "Register `DMA_ALTCLR` writer"] pub struct W(crate::W<DMA_ALTCLR_SPEC>); impl core::ops::Deref for W { type Target = crate::W<DMA_ALTCLR_SPEC>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } impl core::ops::DerefMut for W { #[inline(always)] fn deref_mut(&mut self) -> &mut Self::Target { &mut self.0 } } impl core::convert::From<crate::W<DMA_ALTCLR_SPEC>> for W { fn from(writer: crate::W<DMA_ALTCLR_SPEC>) -> Self { W(writer) } } #[doc = "Channel Primary-Alternate Clear Register\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u32)] pub enum CLR_AW { #[doc = "0: No effect.\r\r\nUse the DMA_ALTSET Register to select the alternate data structure."] CLR_0 = 0, #[doc = "1: Selects the primary data structure for channel C.\r\r\nWriting to a bit where a DMA channel is not implemented has no effect."] CLR_1 = 1, } impl From<CLR_AW> for u32 { #[inline(always)] fn from(variant: CLR_AW) -> Self { variant as _ } } #[doc = "Field `CLR` writer - Channel Primary-Alternate Clear Register"] pub struct CLR_W<'a> { w: &'a mut W, } impl<'a> CLR_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: CLR_AW) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "No effect. Use the DMA_ALTSET Register to select the alternate data structure."] #[inline(always)] pub fn clr_0(self) -> &'a mut W { self.variant(CLR_AW::CLR_0) } #[doc = "Selects the primary data structure for channel C. Writing to a bit where a DMA channel is not implemented has no effect."] #[inline(always)] pub fn clr_1(self) -> &'a mut W { self.variant(CLR_AW::CLR_1) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u32) -> &'a mut W { self.w.bits = (self.w.bits & !0xffff_ffff) | (value as u32 & 0xffff_ffff); self.w } } impl W { #[doc = "Bits 0:31 - Channel Primary-Alternate Clear Register"] #[inline(always)] pub fn clr(&mut self) -> CLR_W { CLR_W { w: self } } #[doc = "Writes raw bits to the register."] pub unsafe fn bits(&mut self, bits: u32) -> &mut Self { self.0.bits(bits); self } } #[doc = "Channel Primary-Alternate Clear Register\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dma_altclr](index.html) module"] pub struct DMA_ALTCLR_SPEC; impl crate::RegisterSpec for DMA_ALTCLR_SPEC { type Ux = u32; } #[doc = "`write(|w| ..)` method takes [dma_altclr::W](W) writer structure"] impl crate::Writable for DMA_ALTCLR_SPEC { type Writer = W; } #[doc = "`reset()` method sets DMA_ALTCLR to value 0"] impl crate::Resettable for DMA_ALTCLR_SPEC { #[inline(always)] fn reset_value() -> Self::Ux { 0 } }