Interrupt 0 Source Channel Clear Flag Register
| CH0_W | Field CH0 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH1_W | Field CH1 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH2_W | Field CH2 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH3_W | Field CH3 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH4_W | Field CH4 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH5_W | Field CH5 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH6_W | Field CH6 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH7_W | Field CH7 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH8_W | Field CH8 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH9_W | Field CH9 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH10_W | Field CH10 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH11_W | Field CH11 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH12_W | Field CH12 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH13_W | Field CH13 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH14_W | Field CH14 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH15_W | Field CH15 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH16_W | Field CH16 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH17_W | Field CH17 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH18_W | Field CH18 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH19_W | Field CH19 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH20_W | Field CH20 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH21_W | Field CH21 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH22_W | Field CH22 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH23_W | Field CH23 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH24_W | Field CH24 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH25_W | Field CH25 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH26_W | Field CH26 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH27_W | Field CH27 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH28_W | Field CH28 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH29_W | Field CH29 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH30_W | Field CH30 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| CH31_W | Field CH31 writer - Clear corresponding DMA_INT0_SRCFLG_REG
|
| DMA_INT0_CLRFLG_SPEC | Interrupt 0 Source Channel Clear Flag Register
|
| W | Register DMA_INT0_CLRFLG writer
|