1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225
#[doc = r" Value read from the register"] pub struct R { bits: u32, } #[doc = r" Value to write to the register"] pub struct W { bits: u32, } impl super::SLVQUAL0 { #[doc = r" Modifies the contents of the register"] #[inline] pub fn modify<F>(&self, f: F) where for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W, { let bits = self.register.get(); let r = R { bits: bits }; let mut w = W { bits: bits }; f(&r, &mut w); self.register.set(w.bits); } #[doc = r" Reads the contents of the register"] #[inline] pub fn read(&self) -> R { R { bits: self.register.get(), } } #[doc = r" Writes to the register"] #[inline] pub fn write<F>(&self, f: F) where F: FnOnce(&mut W) -> &mut W, { let mut w = W::reset_value(); f(&mut w); self.register.set(w.bits); } #[doc = r" Writes the reset value to the register"] #[inline] pub fn reset(&self) { self.write(|w| w) } } #[doc = "Possible values of the field `QUALMODE0`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum QUALMODE0R { #[doc = "The SLVQUAL0 field is used as a logical mask for matching address 0."] MASK, #[doc = "The SLVQUAL0 field is used to extend address 0 matching in a range of addresses."] THE_SLVQUAL0_FIELD_I, } impl QUALMODE0R { #[doc = r" Returns `true` if the bit is clear (0)"] #[inline] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r" Returns `true` if the bit is set (1)"] #[inline] pub fn bit_is_set(&self) -> bool { self.bit() } #[doc = r" Value of the field as raw bits"] #[inline] pub fn bit(&self) -> bool { match *self { QUALMODE0R::MASK => false, QUALMODE0R::THE_SLVQUAL0_FIELD_I => true, } } #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _from(value: bool) -> QUALMODE0R { match value { false => QUALMODE0R::MASK, true => QUALMODE0R::THE_SLVQUAL0_FIELD_I, } } #[doc = "Checks if the value of the field is `MASK`"] #[inline] pub fn is_mask(&self) -> bool { *self == QUALMODE0R::MASK } #[doc = "Checks if the value of the field is `THE_SLVQUAL0_FIELD_I`"] #[inline] pub fn is_the_slvqual0_field_i(&self) -> bool { *self == QUALMODE0R::THE_SLVQUAL0_FIELD_I } } #[doc = r" Value of the field"] pub struct SLVQUAL0R { bits: u8, } impl SLVQUAL0R { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bits(&self) -> u8 { self.bits } } #[doc = "Values that can be written to the field `QUALMODE0`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum QUALMODE0W { #[doc = "The SLVQUAL0 field is used as a logical mask for matching address 0."] MASK, #[doc = "The SLVQUAL0 field is used to extend address 0 matching in a range of addresses."] THE_SLVQUAL0_FIELD_I, } impl QUALMODE0W { #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _bits(&self) -> bool { match *self { QUALMODE0W::MASK => false, QUALMODE0W::THE_SLVQUAL0_FIELD_I => true, } } } #[doc = r" Proxy"] pub struct _QUALMODE0W<'a> { w: &'a mut W, } impl<'a> _QUALMODE0W<'a> { #[doc = r" Writes `variant` to the field"] #[inline] pub fn variant(self, variant: QUALMODE0W) -> &'a mut W { { self.bit(variant._bits()) } } #[doc = "The SLVQUAL0 field is used as a logical mask for matching address 0."] #[inline] pub fn mask(self) -> &'a mut W { self.variant(QUALMODE0W::MASK) } #[doc = "The SLVQUAL0 field is used to extend address 0 matching in a range of addresses."] #[inline] pub fn the_slvqual0_field_i(self) -> &'a mut W { self.variant(QUALMODE0W::THE_SLVQUAL0_FIELD_I) } #[doc = r" Sets the field bit"] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r" Clears the field bit"] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r" Writes raw bits to the field"] #[inline] pub fn bit(self, value: bool) -> &'a mut W { const MASK: bool = true; const OFFSET: u8 = 0; self.w.bits &= !((MASK as u32) << OFFSET); self.w.bits |= ((value & MASK) as u32) << OFFSET; self.w } } #[doc = r" Proxy"] pub struct _SLVQUAL0W<'a> { w: &'a mut W, } impl<'a> _SLVQUAL0W<'a> { #[doc = r" Writes raw bits to the field"] #[inline] pub unsafe fn bits(self, value: u8) -> &'a mut W { const MASK: u8 = 127; const OFFSET: u8 = 1; self.w.bits &= !((MASK as u32) << OFFSET); self.w.bits |= ((value & MASK) as u32) << OFFSET; self.w } } impl R { #[doc = r" Value of the register as raw bits"] #[inline] pub fn bits(&self) -> u32 { self.bits } #[doc = "Bit 0 - Reserved. Read value is undefined, only zero should be written."] #[inline] pub fn qualmode0(&self) -> QUALMODE0R { QUALMODE0R::_from({ const MASK: bool = true; const OFFSET: u8 = 0; ((self.bits >> OFFSET) & MASK as u32) != 0 }) } #[doc = "Bits 1:7 - Slave address Qualifier for address 0. A value of 0 causes the address in SLVADR0 to be used as-is, assuming that it is enabled. If QUALMODE0 = 0, any bit in this field which is set to 1 will cause an automatic match of the corresponding bit of the received address when it is compared to the SLVADR0 register. If QUALMODE0 = 1, an address range is matched for address 0. This range extends from the value defined by SLVADR0 to the address defined by SLVQUAL0 (address matches when SLVADR0\\[7:1\\] less or equal than received address less or equal than SLVQUAL0\\[7:1\\])."] #[inline] pub fn slvqual0(&self) -> SLVQUAL0R { let bits = { const MASK: u8 = 127; const OFFSET: u8 = 1; ((self.bits >> OFFSET) & MASK as u32) as u8 }; SLVQUAL0R { bits } } } impl W { #[doc = r" Reset value of the register"] #[inline] pub fn reset_value() -> W { W { bits: 0 } } #[doc = r" Writes raw bits to the register"] #[inline] pub unsafe fn bits(&mut self, bits: u32) -> &mut Self { self.bits = bits; self } #[doc = "Bit 0 - Reserved. Read value is undefined, only zero should be written."] #[inline] pub fn qualmode0(&mut self) -> _QUALMODE0W { _QUALMODE0W { w: self } } #[doc = "Bits 1:7 - Slave address Qualifier for address 0. A value of 0 causes the address in SLVADR0 to be used as-is, assuming that it is enabled. If QUALMODE0 = 0, any bit in this field which is set to 1 will cause an automatic match of the corresponding bit of the received address when it is compared to the SLVADR0 register. If QUALMODE0 = 1, an address range is matched for address 0. This range extends from the value defined by SLVADR0 to the address defined by SLVQUAL0 (address matches when SLVADR0\\[7:1\\] less or equal than received address less or equal than SLVQUAL0\\[7:1\\])."] #[inline] pub fn slvqual0(&mut self) -> _SLVQUAL0W { _SLVQUAL0W { w: self } } }