1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341
#[doc = "Reader of register MSTCTL"] pub type R = crate::R<u32, super::MSTCTL>; #[doc = "Writer for register MSTCTL"] pub type W = crate::W<u32, super::MSTCTL>; #[doc = "Register MSTCTL `reset()`'s with value 0"] impl crate::ResetValue for super::MSTCTL { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Possible values of the field `MSTCONTINUE`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum MSTCONTINUE_AW { #[doc = "No effect."] NO_EFFECT, #[doc = "Continue. Informs the Master function to continue to the next operation. This must done after writing transmit data, reading received data, or any other housekeeping related to the next bus operation."] CONTINUE, } impl From<MSTCONTINUE_AW> for bool { #[inline(always)] fn from(variant: MSTCONTINUE_AW) -> Self { match variant { MSTCONTINUE_AW::NO_EFFECT => false, MSTCONTINUE_AW::CONTINUE => true, } } } #[doc = "Write proxy for field `MSTCONTINUE`"] pub struct MSTCONTINUE_W<'a> { w: &'a mut W, } impl<'a> MSTCONTINUE_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: MSTCONTINUE_AW) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "No effect."] #[inline(always)] pub fn no_effect(self) -> &'a mut W { self.variant(MSTCONTINUE_AW::NO_EFFECT) } #[doc = "Continue. Informs the Master function to continue to the next operation. This must done after writing transmit data, reading received data, or any other housekeeping related to the next bus operation."] #[inline(always)] pub fn continue_(self) -> &'a mut W { self.variant(MSTCONTINUE_AW::CONTINUE) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Possible values of the field `MSTSTART`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum MSTSTART_A { #[doc = "No effect."] NO_EFFECT, #[doc = "Start. A Start will be generated on the I2C bus at the next allowed time."] START, } impl From<MSTSTART_A> for bool { #[inline(always)] fn from(variant: MSTSTART_A) -> Self { match variant { MSTSTART_A::NO_EFFECT => false, MSTSTART_A::START => true, } } } #[doc = "Reader of field `MSTSTART`"] pub type MSTSTART_R = crate::R<bool, MSTSTART_A>; impl MSTSTART_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> MSTSTART_A { match self.bits { false => MSTSTART_A::NO_EFFECT, true => MSTSTART_A::START, } } #[doc = "Checks if the value of the field is `NO_EFFECT`"] #[inline(always)] pub fn is_no_effect(&self) -> bool { *self == MSTSTART_A::NO_EFFECT } #[doc = "Checks if the value of the field is `START`"] #[inline(always)] pub fn is_start(&self) -> bool { *self == MSTSTART_A::START } } #[doc = "Write proxy for field `MSTSTART`"] pub struct MSTSTART_W<'a> { w: &'a mut W, } impl<'a> MSTSTART_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: MSTSTART_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "No effect."] #[inline(always)] pub fn no_effect(self) -> &'a mut W { self.variant(MSTSTART_A::NO_EFFECT) } #[doc = "Start. A Start will be generated on the I2C bus at the next allowed time."] #[inline(always)] pub fn start(self) -> &'a mut W { self.variant(MSTSTART_A::START) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Possible values of the field `MSTSTOP`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum MSTSTOP_A { #[doc = "No effect."] NO_EFFECT, #[doc = "Stop. A Stop will be generated on the I2C bus at the next allowed time, preceded by a NACK to the slave if the master is receiving data from the slave (Master Receiver mode)."] STOP, } impl From<MSTSTOP_A> for bool { #[inline(always)] fn from(variant: MSTSTOP_A) -> Self { match variant { MSTSTOP_A::NO_EFFECT => false, MSTSTOP_A::STOP => true, } } } #[doc = "Reader of field `MSTSTOP`"] pub type MSTSTOP_R = crate::R<bool, MSTSTOP_A>; impl MSTSTOP_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> MSTSTOP_A { match self.bits { false => MSTSTOP_A::NO_EFFECT, true => MSTSTOP_A::STOP, } } #[doc = "Checks if the value of the field is `NO_EFFECT`"] #[inline(always)] pub fn is_no_effect(&self) -> bool { *self == MSTSTOP_A::NO_EFFECT } #[doc = "Checks if the value of the field is `STOP`"] #[inline(always)] pub fn is_stop(&self) -> bool { *self == MSTSTOP_A::STOP } } #[doc = "Write proxy for field `MSTSTOP`"] pub struct MSTSTOP_W<'a> { w: &'a mut W, } impl<'a> MSTSTOP_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: MSTSTOP_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "No effect."] #[inline(always)] pub fn no_effect(self) -> &'a mut W { self.variant(MSTSTOP_A::NO_EFFECT) } #[doc = "Stop. A Stop will be generated on the I2C bus at the next allowed time, preceded by a NACK to the slave if the master is receiving data from the slave (Master Receiver mode)."] #[inline(always)] pub fn stop(self) -> &'a mut W { self.variant(MSTSTOP_A::STOP) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Possible values of the field `MSTDMA`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum MSTDMA_A { #[doc = "Disable. No DMA requests are generated for master operation."] DISABLED, #[doc = "Enable. A DMA request is generated for I2C master data operations. When this I2C master is generating Acknowledge bits in Master Receiver mode, the acknowledge is generated automatically."] ENABLED, } impl From<MSTDMA_A> for bool { #[inline(always)] fn from(variant: MSTDMA_A) -> Self { match variant { MSTDMA_A::DISABLED => false, MSTDMA_A::ENABLED => true, } } } #[doc = "Reader of field `MSTDMA`"] pub type MSTDMA_R = crate::R<bool, MSTDMA_A>; impl MSTDMA_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> MSTDMA_A { match self.bits { false => MSTDMA_A::DISABLED, true => MSTDMA_A::ENABLED, } } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == MSTDMA_A::DISABLED } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == MSTDMA_A::ENABLED } } #[doc = "Write proxy for field `MSTDMA`"] pub struct MSTDMA_W<'a> { w: &'a mut W, } impl<'a> MSTDMA_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: MSTDMA_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Disable. No DMA requests are generated for master operation."] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(MSTDMA_A::DISABLED) } #[doc = "Enable. A DMA request is generated for I2C master data operations. When this I2C master is generating Acknowledge bits in Master Receiver mode, the acknowledge is generated automatically."] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(MSTDMA_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } impl R { #[doc = "Bit 1 - Master Start control. This bit is write-only."] #[inline(always)] pub fn mststart(&self) -> MSTSTART_R { MSTSTART_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 2 - Master Stop control. This bit is write-only."] #[inline(always)] pub fn mststop(&self) -> MSTSTOP_R { MSTSTOP_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 3 - Master DMA enable. Data operations of the I2C can be performed with DMA. Protocol type operations such as Start, address, Stop, and address match must always be done with software, typically via an interrupt. Address acknowledgement must also be done by software except when the I2C is configured to be HSCAPABLE (and address acknowledgement is handled entirely by hardware) or when Automatic Operation is enabled. When a DMA data transfer is complete, MSTDMA must be cleared prior to beginning the next operation, typically a Start or Stop.This bit is read/write."] #[inline(always)] pub fn mstdma(&self) -> MSTDMA_R { MSTDMA_R::new(((self.bits >> 3) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - Master Continue. This bit is write-only."] #[inline(always)] pub fn mstcontinue(&mut self) -> MSTCONTINUE_W { MSTCONTINUE_W { w: self } } #[doc = "Bit 1 - Master Start control. This bit is write-only."] #[inline(always)] pub fn mststart(&mut self) -> MSTSTART_W { MSTSTART_W { w: self } } #[doc = "Bit 2 - Master Stop control. This bit is write-only."] #[inline(always)] pub fn mststop(&mut self) -> MSTSTOP_W { MSTSTOP_W { w: self } } #[doc = "Bit 3 - Master DMA enable. Data operations of the I2C can be performed with DMA. Protocol type operations such as Start, address, Stop, and address match must always be done with software, typically via an interrupt. Address acknowledgement must also be done by software except when the I2C is configured to be HSCAPABLE (and address acknowledgement is handled entirely by hardware) or when Automatic Operation is enabled. When a DMA data transfer is complete, MSTDMA must be cleared prior to beginning the next operation, typically a Start or Stop.This bit is read/write."] #[inline(always)] pub fn mstdma(&mut self) -> MSTDMA_W { MSTDMA_W { w: self } } }