lpc55s6x-pac 0.0.1

Peripheral access API for lpc55s6x microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120

#[doc = "Writer for register CAPCLR"]
pub type W = crate::W<u32, super::CAPCLR>;
#[doc = "Register CAPCLR `reset()`'s with value 0"]
impl crate::ResetValue for super::CAPCLR {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0
    }
}
#[doc = "Write proxy for field `CAPCLR0`"]
pub struct CAPCLR0_W<'a> {
    w: &'a mut W,
}
impl<'a> CAPCLR0_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01);
        self.w
    }
}
#[doc = "Write proxy for field `CAPCLR1`"]
pub struct CAPCLR1_W<'a> {
    w: &'a mut W,
}
impl<'a> CAPCLR1_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1);
        self.w
    }
}
#[doc = "Write proxy for field `CAPCLR2`"]
pub struct CAPCLR2_W<'a> {
    w: &'a mut W,
}
impl<'a> CAPCLR2_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2);
        self.w
    }
}
#[doc = "Write proxy for field `CAPCLR3`"]
pub struct CAPCLR3_W<'a> {
    w: &'a mut W,
}
impl<'a> CAPCLR3_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3);
        self.w
    }
}
impl W {
    #[doc = "Bit 0 - Clear capture 0. Writing 1 to this bit clears the CAP0 register value."]
    #[inline(always)]
    pub fn capclr0(&mut self) -> CAPCLR0_W {
        CAPCLR0_W { w: self }
    }
    #[doc = "Bit 1 - Clear capture 1. Writing 1 to this bit clears the CAP1 register value."]
    #[inline(always)]
    pub fn capclr1(&mut self) -> CAPCLR1_W {
        CAPCLR1_W { w: self }
    }
    #[doc = "Bit 2 - Clear capture 2. Writing 1 to this bit clears the CAP2 register value."]
    #[inline(always)]
    pub fn capclr2(&mut self) -> CAPCLR2_W {
        CAPCLR2_W { w: self }
    }
    #[doc = "Bit 3 - Clear capture 3. Writing 1 to this bit clears the CAP3 register value."]
    #[inline(always)]
    pub fn capclr3(&mut self) -> CAPCLR3_W {
        CAPCLR3_W { w: self }
    }
}