lpc550x 0.3.0

Register mappings for the NXP LPC550x/LPC55S0x family of Cortex-M33 microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172

#[doc = "Register `XTAL_32KHZ_CAPABANK_TRIM` reader"]
pub struct R(crate::R<XTAL_32KHZ_CAPABANK_TRIM_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<XTAL_32KHZ_CAPABANK_TRIM_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<XTAL_32KHZ_CAPABANK_TRIM_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<XTAL_32KHZ_CAPABANK_TRIM_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `XTAL_32KHZ_CAPABANK_TRIM` writer"]
pub struct W(crate::W<XTAL_32KHZ_CAPABANK_TRIM_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<XTAL_32KHZ_CAPABANK_TRIM_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<XTAL_32KHZ_CAPABANK_TRIM_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<XTAL_32KHZ_CAPABANK_TRIM_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `TRIM_VALID` reader - XTAL 32kHz capa bank trimmings."]
pub type TRIM_VALID_R = crate::BitReader<TRIM_VALID_A>;
#[doc = "XTAL 32kHz capa bank trimmings.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum TRIM_VALID_A {
    #[doc = "0: Capa Bank trimmings not valid. Default trimmings value are used."]
    NOT_TRIM = 0,
    #[doc = "1: Capa Bank trimmings valid."]
    VALID = 1,
}
impl From<TRIM_VALID_A> for bool {
    #[inline(always)]
    fn from(variant: TRIM_VALID_A) -> Self {
        variant as u8 != 0
    }
}
impl TRIM_VALID_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> TRIM_VALID_A {
        match self.bits {
            false => TRIM_VALID_A::NOT_TRIM,
            true => TRIM_VALID_A::VALID,
        }
    }
    #[doc = "Checks if the value of the field is `NOT_TRIM`"]
    #[inline(always)]
    pub fn is_not_trim(&self) -> bool {
        *self == TRIM_VALID_A::NOT_TRIM
    }
    #[doc = "Checks if the value of the field is `VALID`"]
    #[inline(always)]
    pub fn is_valid(&self) -> bool {
        *self == TRIM_VALID_A::VALID
    }
}
#[doc = "Field `TRIM_VALID` writer - XTAL 32kHz capa bank trimmings."]
pub type TRIM_VALID_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, XTAL_32KHZ_CAPABANK_TRIM_SPEC, TRIM_VALID_A, O>;
impl<'a, const O: u8> TRIM_VALID_W<'a, O> {
    #[doc = "Capa Bank trimmings not valid. Default trimmings value are used."]
    #[inline(always)]
    pub fn not_trim(self) -> &'a mut W {
        self.variant(TRIM_VALID_A::NOT_TRIM)
    }
    #[doc = "Capa Bank trimmings valid."]
    #[inline(always)]
    pub fn valid(self) -> &'a mut W {
        self.variant(TRIM_VALID_A::VALID)
    }
}
#[doc = "Field `XTAL_LOAD_CAP_IEC_PF_X100` reader - Load capacitance, pF x 100. For example, 6pF becomes 600."]
pub type XTAL_LOAD_CAP_IEC_PF_X100_R = crate::FieldReader<u16, u16>;
#[doc = "Field `XTAL_LOAD_CAP_IEC_PF_X100` writer - Load capacitance, pF x 100. For example, 6pF becomes 600."]
pub type XTAL_LOAD_CAP_IEC_PF_X100_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, XTAL_32KHZ_CAPABANK_TRIM_SPEC, u16, u16, 10, O>;
#[doc = "Field `PCB_XIN_PARA_CAP_PF_X100` reader - PCB XIN parasitic capacitance, pF x 100. For example, 6pF becomes 600."]
pub type PCB_XIN_PARA_CAP_PF_X100_R = crate::FieldReader<u16, u16>;
#[doc = "Field `PCB_XIN_PARA_CAP_PF_X100` writer - PCB XIN parasitic capacitance, pF x 100. For example, 6pF becomes 600."]
pub type PCB_XIN_PARA_CAP_PF_X100_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, XTAL_32KHZ_CAPABANK_TRIM_SPEC, u16, u16, 10, O>;
#[doc = "Field `PCB_XOUT_PARA_CAP_PF_X100` reader - PCB XOUT parasitic capacitance, pF x 100. For example, 6pF becomes 600."]
pub type PCB_XOUT_PARA_CAP_PF_X100_R = crate::FieldReader<u16, u16>;
#[doc = "Field `PCB_XOUT_PARA_CAP_PF_X100` writer - PCB XOUT parasitic capacitance, pF x 100. For example, 6pF becomes 600."]
pub type PCB_XOUT_PARA_CAP_PF_X100_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, XTAL_32KHZ_CAPABANK_TRIM_SPEC, u16, u16, 10, O>;
impl R {
    #[doc = "Bit 0 - XTAL 32kHz capa bank trimmings."]
    #[inline(always)]
    pub fn trim_valid(&self) -> TRIM_VALID_R {
        TRIM_VALID_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bits 1:10 - Load capacitance, pF x 100. For example, 6pF becomes 600."]
    #[inline(always)]
    pub fn xtal_load_cap_iec_pf_x100(&self) -> XTAL_LOAD_CAP_IEC_PF_X100_R {
        XTAL_LOAD_CAP_IEC_PF_X100_R::new(((self.bits >> 1) & 0x03ff) as u16)
    }
    #[doc = "Bits 11:20 - PCB XIN parasitic capacitance, pF x 100. For example, 6pF becomes 600."]
    #[inline(always)]
    pub fn pcb_xin_para_cap_pf_x100(&self) -> PCB_XIN_PARA_CAP_PF_X100_R {
        PCB_XIN_PARA_CAP_PF_X100_R::new(((self.bits >> 11) & 0x03ff) as u16)
    }
    #[doc = "Bits 21:30 - PCB XOUT parasitic capacitance, pF x 100. For example, 6pF becomes 600."]
    #[inline(always)]
    pub fn pcb_xout_para_cap_pf_x100(&self) -> PCB_XOUT_PARA_CAP_PF_X100_R {
        PCB_XOUT_PARA_CAP_PF_X100_R::new(((self.bits >> 21) & 0x03ff) as u16)
    }
}
impl W {
    #[doc = "Bit 0 - XTAL 32kHz capa bank trimmings."]
    #[inline(always)]
    pub fn trim_valid(&mut self) -> TRIM_VALID_W<0> {
        TRIM_VALID_W::new(self)
    }
    #[doc = "Bits 1:10 - Load capacitance, pF x 100. For example, 6pF becomes 600."]
    #[inline(always)]
    pub fn xtal_load_cap_iec_pf_x100(&mut self) -> XTAL_LOAD_CAP_IEC_PF_X100_W<1> {
        XTAL_LOAD_CAP_IEC_PF_X100_W::new(self)
    }
    #[doc = "Bits 11:20 - PCB XIN parasitic capacitance, pF x 100. For example, 6pF becomes 600."]
    #[inline(always)]
    pub fn pcb_xin_para_cap_pf_x100(&mut self) -> PCB_XIN_PARA_CAP_PF_X100_W<11> {
        PCB_XIN_PARA_CAP_PF_X100_W::new(self)
    }
    #[doc = "Bits 21:30 - PCB XOUT parasitic capacitance, pF x 100. For example, 6pF becomes 600."]
    #[inline(always)]
    pub fn pcb_xout_para_cap_pf_x100(&mut self) -> PCB_XOUT_PARA_CAP_PF_X100_W<21> {
        PCB_XOUT_PARA_CAP_PF_X100_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Xtal 32kHz capabank triming.\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [xtal_32khz_capabank_trim](index.html) module"]
pub struct XTAL_32KHZ_CAPABANK_TRIM_SPEC;
impl crate::RegisterSpec for XTAL_32KHZ_CAPABANK_TRIM_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [xtal_32khz_capabank_trim::R](R) reader structure"]
impl crate::Readable for XTAL_32KHZ_CAPABANK_TRIM_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [xtal_32khz_capabank_trim::W](W) writer structure"]
impl crate::Writable for XTAL_32KHZ_CAPABANK_TRIM_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets XTAL_32KHZ_CAPABANK_TRIM to value 0"]
impl crate::Resettable for XTAL_32KHZ_CAPABANK_TRIM_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}