lpc550x 0.3.0

Register mappings for the NXP LPC550x/LPC55S0x family of Cortex-M33 microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41

#[doc = "Register `sec_vio_addr[%s]` reader"]
pub struct R(crate::R<SEC_VIO_ADDR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<SEC_VIO_ADDR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<SEC_VIO_ADDR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<SEC_VIO_ADDR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Field `SEC_VIO_ADDR` reader - security violation address for AHB layer."]
pub type SEC_VIO_ADDR_R = crate::FieldReader<u32, u32>;
impl R {
    #[doc = "Bits 0:31 - security violation address for AHB layer."]
    #[inline(always)]
    pub fn sec_vio_addr(&self) -> SEC_VIO_ADDR_R {
        SEC_VIO_ADDR_R::new(self.bits)
    }
}
#[doc = "most recent security violation address for AHB layer n.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [sec_vio_addr](index.html) module"]
pub struct SEC_VIO_ADDR_SPEC;
impl crate::RegisterSpec for SEC_VIO_ADDR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [sec_vio_addr::R](R) reader structure"]
impl crate::Readable for SEC_VIO_ADDR_SPEC {
    type Reader = R;
}
#[doc = "`reset()` method sets sec_vio_addr[%s]
to value 0"]
impl crate::Resettable for SEC_VIO_ADDR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}