1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267
#[doc = "Reader of register PIN"] pub type R = crate::R<u32, super::PIN>; #[doc = "Writer for register PIN"] pub type W = crate::W<u32, super::PIN>; #[doc = "Register PIN `reset()`'s with value 0"] impl crate::ResetValue for super::PIN { #[inline(always)] fn reset_value() -> Self::Ux { 0 } } #[doc = "Reader of field `CS_KEEP_ACTIVE`"] pub type CS_KEEP_ACTIVE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CS_KEEP_ACTIVE`"] pub struct CS_KEEP_ACTIVE_W<'a> { w: &'a mut W, } impl<'a> CS_KEEP_ACTIVE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 30)) | (((value as u32) & 0x01) << 30); self.w } } #[doc = "Reader of field `CK_IDLE_EDGE`"] pub type CK_IDLE_EDGE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CK_IDLE_EDGE`"] pub struct CK_IDLE_EDGE_W<'a> { w: &'a mut W, } impl<'a> CK_IDLE_EDGE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 29)) | (((value as u32) & 0x01) << 29); self.w } } #[doc = "Reader of field `MASTER_CK_SEL`"] pub type MASTER_CK_SEL_R = crate::R<u8, u8>; #[doc = "Write proxy for field `MASTER_CK_SEL`"] pub struct MASTER_CK_SEL_W<'a> { w: &'a mut W, } impl<'a> MASTER_CK_SEL_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07 << 11)) | (((value as u32) & 0x07) << 11); self.w } } #[doc = "Reader of field `MASTER_CS_POL`"] pub type MASTER_CS_POL_R = crate::R<u8, u8>; #[doc = "Write proxy for field `MASTER_CS_POL`"] pub struct MASTER_CS_POL_W<'a> { w: &'a mut W, } impl<'a> MASTER_CS_POL_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07 << 6)) | (((value as u32) & 0x07) << 6); self.w } } #[doc = "Reader of field `CK_DIS`"] pub type CK_DIS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CK_DIS`"] pub struct CK_DIS_W<'a> { w: &'a mut W, } impl<'a> CK_DIS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "Reader of field `CS2_DIS`"] pub type CS2_DIS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CS2_DIS`"] pub struct CS2_DIS_W<'a> { w: &'a mut W, } impl<'a> CS2_DIS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Reader of field `CS1_DIS`"] pub type CS1_DIS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CS1_DIS`"] pub struct CS1_DIS_W<'a> { w: &'a mut W, } impl<'a> CS1_DIS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `CS0_DIS`"] pub type CS0_DIS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CS0_DIS`"] pub struct CS0_DIS_W<'a> { w: &'a mut W, } impl<'a> CS0_DIS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } impl R { #[doc = "Bit 30"] #[inline(always)] pub fn cs_keep_active(&self) -> CS_KEEP_ACTIVE_R { CS_KEEP_ACTIVE_R::new(((self.bits >> 30) & 0x01) != 0) } #[doc = "Bit 29"] #[inline(always)] pub fn ck_idle_edge(&self) -> CK_IDLE_EDGE_R { CK_IDLE_EDGE_R::new(((self.bits >> 29) & 0x01) != 0) } #[doc = "Bits 11:13"] #[inline(always)] pub fn master_ck_sel(&self) -> MASTER_CK_SEL_R { MASTER_CK_SEL_R::new(((self.bits >> 11) & 0x07) as u8) } #[doc = "Bits 6:8"] #[inline(always)] pub fn master_cs_pol(&self) -> MASTER_CS_POL_R { MASTER_CS_POL_R::new(((self.bits >> 6) & 0x07) as u8) } #[doc = "Bit 5"] #[inline(always)] pub fn ck_dis(&self) -> CK_DIS_R { CK_DIS_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bit 2"] #[inline(always)] pub fn cs2_dis(&self) -> CS2_DIS_R { CS2_DIS_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 1"] #[inline(always)] pub fn cs1_dis(&self) -> CS1_DIS_R { CS1_DIS_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 0"] #[inline(always)] pub fn cs0_dis(&self) -> CS0_DIS_R { CS0_DIS_R::new((self.bits & 0x01) != 0) } } impl W { #[doc = "Bit 30"] #[inline(always)] pub fn cs_keep_active(&mut self) -> CS_KEEP_ACTIVE_W { CS_KEEP_ACTIVE_W { w: self } } #[doc = "Bit 29"] #[inline(always)] pub fn ck_idle_edge(&mut self) -> CK_IDLE_EDGE_W { CK_IDLE_EDGE_W { w: self } } #[doc = "Bits 11:13"] #[inline(always)] pub fn master_ck_sel(&mut self) -> MASTER_CK_SEL_W { MASTER_CK_SEL_W { w: self } } #[doc = "Bits 6:8"] #[inline(always)] pub fn master_cs_pol(&mut self) -> MASTER_CS_POL_W { MASTER_CS_POL_W { w: self } } #[doc = "Bit 5"] #[inline(always)] pub fn ck_dis(&mut self) -> CK_DIS_W { CK_DIS_W { w: self } } #[doc = "Bit 2"] #[inline(always)] pub fn cs2_dis(&mut self) -> CS2_DIS_W { CS2_DIS_W { w: self } } #[doc = "Bit 1"] #[inline(always)] pub fn cs1_dis(&mut self) -> CS1_DIS_W { CS1_DIS_W { w: self } } #[doc = "Bit 0"] #[inline(always)] pub fn cs0_dis(&mut self) -> CS0_DIS_W { CS0_DIS_W { w: self } } }