1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111

#[doc = "Reader of register RXFIFO_ST"]
pub type R = crate::R<u32, super::RXFIFO_ST>;
#[doc = "Writer for register RXFIFO_ST"]
pub type W = crate::W<u32, super::RXFIFO_ST>;
#[doc = "Register RXFIFO_ST `reset()`'s with value 0"]
impl crate::ResetValue for super::RXFIFO_ST {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}
#[doc = "Reader of field `TXFIFO_END_ADDR`"]
pub type TXFIFO_END_ADDR_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `TXFIFO_END_ADDR`"]
pub struct TXFIFO_END_ADDR_W<'a> {
    w: &'a mut W,
}
impl<'a> TXFIFO_END_ADDR_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x1f << 15)) | (((value as u32) & 0x1f) << 15);
        self.w
    }
}
#[doc = "Reader of field `TXFIFO_START_ADDR`"]
pub type TXFIFO_START_ADDR_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `TXFIFO_START_ADDR`"]
pub struct TXFIFO_START_ADDR_W<'a> {
    w: &'a mut W,
}
impl<'a> TXFIFO_START_ADDR_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x1f << 10)) | (((value as u32) & 0x1f) << 10);
        self.w
    }
}
#[doc = "Reader of field `RXFIFO_END_ADDR`"]
pub type RXFIFO_END_ADDR_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `RXFIFO_END_ADDR`"]
pub struct RXFIFO_END_ADDR_W<'a> {
    w: &'a mut W,
}
impl<'a> RXFIFO_END_ADDR_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x1f << 5)) | (((value as u32) & 0x1f) << 5);
        self.w
    }
}
#[doc = "Reader of field `RXFIFO_START_ADDR`"]
pub type RXFIFO_START_ADDR_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `RXFIFO_START_ADDR`"]
pub struct RXFIFO_START_ADDR_W<'a> {
    w: &'a mut W,
}
impl<'a> RXFIFO_START_ADDR_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x1f) | ((value as u32) & 0x1f);
        self.w
    }
}
impl R {
    #[doc = "Bits 15:19"]
    #[inline(always)]
    pub fn txfifo_end_addr(&self) -> TXFIFO_END_ADDR_R {
        TXFIFO_END_ADDR_R::new(((self.bits >> 15) & 0x1f) as u8)
    }
    #[doc = "Bits 10:14"]
    #[inline(always)]
    pub fn txfifo_start_addr(&self) -> TXFIFO_START_ADDR_R {
        TXFIFO_START_ADDR_R::new(((self.bits >> 10) & 0x1f) as u8)
    }
    #[doc = "Bits 5:9"]
    #[inline(always)]
    pub fn rxfifo_end_addr(&self) -> RXFIFO_END_ADDR_R {
        RXFIFO_END_ADDR_R::new(((self.bits >> 5) & 0x1f) as u8)
    }
    #[doc = "Bits 0:4"]
    #[inline(always)]
    pub fn rxfifo_start_addr(&self) -> RXFIFO_START_ADDR_R {
        RXFIFO_START_ADDR_R::new((self.bits & 0x1f) as u8)
    }
}
impl W {
    #[doc = "Bits 15:19"]
    #[inline(always)]
    pub fn txfifo_end_addr(&mut self) -> TXFIFO_END_ADDR_W {
        TXFIFO_END_ADDR_W { w: self }
    }
    #[doc = "Bits 10:14"]
    #[inline(always)]
    pub fn txfifo_start_addr(&mut self) -> TXFIFO_START_ADDR_W {
        TXFIFO_START_ADDR_W { w: self }
    }
    #[doc = "Bits 5:9"]
    #[inline(always)]
    pub fn rxfifo_end_addr(&mut self) -> RXFIFO_END_ADDR_W {
        RXFIFO_END_ADDR_W { w: self }
    }
    #[doc = "Bits 0:4"]
    #[inline(always)]
    pub fn rxfifo_start_addr(&mut self) -> RXFIFO_START_ADDR_W {
        RXFIFO_START_ADDR_W { w: self }
    }
}