Module cortex_a::registers::SPSR_EL1::A [−][src]
Expand description
SError interrupt mask bit. The possible values of this bit are:
0 Exception not masked. 1 Exception masked.
Enums
SError interrupt mask bit. The possible values of this bit are: