1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326
#[doc = "Reader of register CTL"] pub type R = crate::R<u16, super::CTL>; #[doc = "Writer for register CTL"] pub type W = crate::W<u16, super::CTL>; #[doc = "Register CTL `reset()`'s with value 0x0a"] impl crate::ResetValue for super::CTL { type Type = u16; #[inline(always)] fn reset_value() -> Self::Type { 0x0a } } #[doc = "Reader of field `PRE`"] pub type PRE_R = crate::R<u8, u8>; #[doc = "Write proxy for field `PRE`"] pub struct PRE_W<'a> { w: &'a mut W, } impl<'a> PRE_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x03) | ((value as u16) & 0x03); self.w } } #[doc = "Reader of field `UP`"] pub type UP_R = crate::R<bool, bool>; #[doc = "Write proxy for field `UP`"] pub struct UP_W<'a> { w: &'a mut W, } impl<'a> UP_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u16) & 0x01) << 2); self.w } } #[doc = "Reader of field `MODE`"] pub type MODE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `MODE`"] pub struct MODE_W<'a> { w: &'a mut W, } impl<'a> MODE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u16) & 0x01) << 3); self.w } } #[doc = "Reader of field `EN`"] pub type EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EN`"] pub struct EN_W<'a> { w: &'a mut W, } impl<'a> EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u16) & 0x01) << 4); self.w } } #[doc = "Reader of field `CLK`"] pub type CLK_R = crate::R<u8, u8>; #[doc = "Write proxy for field `CLK`"] pub struct CLK_W<'a> { w: &'a mut W, } impl<'a> CLK_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 5)) | (((value as u16) & 0x03) << 5); self.w } } #[doc = "Reader of field `RLD`"] pub type RLD_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RLD`"] pub struct RLD_W<'a> { w: &'a mut W, } impl<'a> RLD_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u16) & 0x01) << 7); self.w } } #[doc = "Reader of field `EVTRANGE`"] pub type EVTRANGE_R = crate::R<u8, u8>; #[doc = "Write proxy for field `EVTRANGE`"] pub struct EVTRANGE_W<'a> { w: &'a mut W, } impl<'a> EVTRANGE_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x1f << 8)) | (((value as u16) & 0x1f) << 8); self.w } } #[doc = "Reader of field `EVTEN`"] pub type EVTEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EVTEN`"] pub struct EVTEN_W<'a> { w: &'a mut W, } impl<'a> EVTEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 13)) | (((value as u16) & 0x01) << 13); self.w } } #[doc = "Reader of field `RSTEN`"] pub type RSTEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RSTEN`"] pub struct RSTEN_W<'a> { w: &'a mut W, } impl<'a> RSTEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 14)) | (((value as u16) & 0x01) << 14); self.w } } #[doc = "Reader of field `SYNCBYP`"] pub type SYNCBYP_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SYNCBYP`"] pub struct SYNCBYP_W<'a> { w: &'a mut W, } impl<'a> SYNCBYP_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 15)) | (((value as u16) & 0x01) << 15); self.w } } impl R { #[doc = "Bits 0:1 - Prescaler"] #[inline(always)] pub fn pre(&self) -> PRE_R { PRE_R::new((self.bits & 0x03) as u8) } #[doc = "Bit 2 - Count up"] #[inline(always)] pub fn up(&self) -> UP_R { UP_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 3 - Timer Mode"] #[inline(always)] pub fn mode(&self) -> MODE_R { MODE_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 4 - Timer Enable"] #[inline(always)] pub fn en(&self) -> EN_R { EN_R::new(((self.bits >> 4) & 0x01) != 0) } #[doc = "Bits 5:6 - Clock Select"] #[inline(always)] pub fn clk(&self) -> CLK_R { CLK_R::new(((self.bits >> 5) & 0x03) as u8) } #[doc = "Bit 7 - Reload Control"] #[inline(always)] pub fn rld(&self) -> RLD_R { RLD_R::new(((self.bits >> 7) & 0x01) != 0) } #[doc = "Bits 8:12 - Event Select Range"] #[inline(always)] pub fn evtrange(&self) -> EVTRANGE_R { EVTRANGE_R::new(((self.bits >> 8) & 0x1f) as u8) } #[doc = "Bit 13 - Event Select"] #[inline(always)] pub fn evten(&self) -> EVTEN_R { EVTEN_R::new(((self.bits >> 13) & 0x01) != 0) } #[doc = "Bit 14 - Counter and Prescale Reset Enable"] #[inline(always)] pub fn rsten(&self) -> RSTEN_R { RSTEN_R::new(((self.bits >> 14) & 0x01) != 0) } #[doc = "Bit 15 - Synchronization Bypass"] #[inline(always)] pub fn syncbyp(&self) -> SYNCBYP_R { SYNCBYP_R::new(((self.bits >> 15) & 0x01) != 0) } } impl W { #[doc = "Bits 0:1 - Prescaler"] #[inline(always)] pub fn pre(&mut self) -> PRE_W { PRE_W { w: self } } #[doc = "Bit 2 - Count up"] #[inline(always)] pub fn up(&mut self) -> UP_W { UP_W { w: self } } #[doc = "Bit 3 - Timer Mode"] #[inline(always)] pub fn mode(&mut self) -> MODE_W { MODE_W { w: self } } #[doc = "Bit 4 - Timer Enable"] #[inline(always)] pub fn en(&mut self) -> EN_W { EN_W { w: self } } #[doc = "Bits 5:6 - Clock Select"] #[inline(always)] pub fn clk(&mut self) -> CLK_W { CLK_W { w: self } } #[doc = "Bit 7 - Reload Control"] #[inline(always)] pub fn rld(&mut self) -> RLD_W { RLD_W { w: self } } #[doc = "Bits 8:12 - Event Select Range"] #[inline(always)] pub fn evtrange(&mut self) -> EVTRANGE_W { EVTRANGE_W { w: self } } #[doc = "Bit 13 - Event Select"] #[inline(always)] pub fn evten(&mut self) -> EVTEN_W { EVTEN_W { w: self } } #[doc = "Bit 14 - Counter and Prescale Reset Enable"] #[inline(always)] pub fn rsten(&mut self) -> RSTEN_W { RSTEN_W { w: self } } #[doc = "Bit 15 - Synchronization Bypass"] #[inline(always)] pub fn syncbyp(&mut self) -> SYNCBYP_W { SYNCBYP_W { w: self } } }