1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458
#[doc = "Reader of register CR2IC"] pub type R = crate::R<u16, super::CR2IC>; #[doc = "Writer for register CR2IC"] pub type W = crate::W<u16, super::CR2IC>; #[doc = "Register CR2IC `reset()`'s with value 0x83a0"] impl crate::ResetValue for super::CR2IC { type Type = u16; #[inline(always)] fn reset_value() -> Self::Type { 0x83a0 } } #[doc = "Reader of field `IC0EN`"] pub type IC0EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IC0EN`"] pub struct IC0EN_W<'a> { w: &'a mut W, } impl<'a> IC0EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u16) & 0x01); self.w } } #[doc = "Reader of field `IC2EN`"] pub type IC2EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IC2EN`"] pub struct IC2EN_W<'a> { w: &'a mut W, } impl<'a> IC2EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u16) & 0x01) << 2); self.w } } #[doc = "Reader of field `IC3EN`"] pub type IC3EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IC3EN`"] pub struct IC3EN_W<'a> { w: &'a mut W, } impl<'a> IC3EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u16) & 0x01) << 3); self.w } } #[doc = "Reader of field `IC4EN`"] pub type IC4EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IC4EN`"] pub struct IC4EN_W<'a> { w: &'a mut W, } impl<'a> IC4EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u16) & 0x01) << 4); self.w } } #[doc = "Reader of field `IC0LH`"] pub type IC0LH_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IC0LH`"] pub struct IC0LH_W<'a> { w: &'a mut W, } impl<'a> IC0LH_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u16) & 0x01) << 5); self.w } } #[doc = "Reader of field `IC2LH`"] pub type IC2LH_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IC2LH`"] pub struct IC2LH_W<'a> { w: &'a mut W, } impl<'a> IC2LH_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u16) & 0x01) << 7); self.w } } #[doc = "Reader of field `IC3LH`"] pub type IC3LH_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IC3LH`"] pub struct IC3LH_W<'a> { w: &'a mut W, } impl<'a> IC3LH_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u16) & 0x01) << 8); self.w } } #[doc = "Reader of field `IC4LH`"] pub type IC4LH_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IC4LH`"] pub struct IC4LH_W<'a> { w: &'a mut W, } impl<'a> IC4LH_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u16) & 0x01) << 9); self.w } } #[doc = "Reader of field `IC0IRQEN`"] pub type IC0IRQEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IC0IRQEN`"] pub struct IC0IRQEN_W<'a> { w: &'a mut W, } impl<'a> IC0IRQEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u16) & 0x01) << 10); self.w } } #[doc = "Reader of field `IC2IRQEN`"] pub type IC2IRQEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IC2IRQEN`"] pub struct IC2IRQEN_W<'a> { w: &'a mut W, } impl<'a> IC2IRQEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 12)) | (((value as u16) & 0x01) << 12); self.w } } #[doc = "Reader of field `IC3IRQEN`"] pub type IC3IRQEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IC3IRQEN`"] pub struct IC3IRQEN_W<'a> { w: &'a mut W, } impl<'a> IC3IRQEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 13)) | (((value as u16) & 0x01) << 13); self.w } } #[doc = "Reader of field `IC4IRQEN`"] pub type IC4IRQEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `IC4IRQEN`"] pub struct IC4IRQEN_W<'a> { w: &'a mut W, } impl<'a> IC4IRQEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 14)) | (((value as u16) & 0x01) << 14); self.w } } #[doc = "Reader of field `ICOWUSEN`"] pub type ICOWUSEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ICOWUSEN`"] pub struct ICOWUSEN_W<'a> { w: &'a mut W, } impl<'a> ICOWUSEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 15)) | (((value as u16) & 0x01) << 15); self.w } } impl R { #[doc = "Bit 0 - Enable for the RTC Input Capture Channel 0"] #[inline(always)] pub fn ic0en(&self) -> IC0EN_R { IC0EN_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 2 - Enable for the RTC Input Capture Channel 2"] #[inline(always)] pub fn ic2en(&self) -> IC2EN_R { IC2EN_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 3 - Enable for the RTC Input Capture Channel 3"] #[inline(always)] pub fn ic3en(&self) -> IC3EN_R { IC3EN_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 4 - Enable for the RTC Input Capture Channel 4"] #[inline(always)] pub fn ic4en(&self) -> IC4EN_R { IC4EN_R::new(((self.bits >> 4) & 0x01) != 0) } #[doc = "Bit 5 - Polarity of the Active-Going Capture Edge for the RTC Input Capture Channel 0"] #[inline(always)] pub fn ic0lh(&self) -> IC0LH_R { IC0LH_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bit 7 - Polarity of the Active-going Capture Edge for the Input Capture Channel 2"] #[inline(always)] pub fn ic2lh(&self) -> IC2LH_R { IC2LH_R::new(((self.bits >> 7) & 0x01) != 0) } #[doc = "Bit 8 - Polarity of the Active-going Capture Edge for the Input Capture Channel 3"] #[inline(always)] pub fn ic3lh(&self) -> IC3LH_R { IC3LH_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 9 - Polarity of the Active-going Capture Edge for the Input Capture Channel 4"] #[inline(always)] pub fn ic4lh(&self) -> IC4LH_R { IC4LH_R::new(((self.bits >> 9) & 0x01) != 0) } #[doc = "Bit 10 - Interrupt Enable for the RTC Input Capture Channel 0"] #[inline(always)] pub fn ic0irqen(&self) -> IC0IRQEN_R { IC0IRQEN_R::new(((self.bits >> 10) & 0x01) != 0) } #[doc = "Bit 12 - Interrupt Enable for the RTC Input Capture Channel 2"] #[inline(always)] pub fn ic2irqen(&self) -> IC2IRQEN_R { IC2IRQEN_R::new(((self.bits >> 12) & 0x01) != 0) } #[doc = "Bit 13 - Interrupt Enable for the RTC Input Capture Channel 3"] #[inline(always)] pub fn ic3irqen(&self) -> IC3IRQEN_R { IC3IRQEN_R::new(((self.bits >> 13) & 0x01) != 0) } #[doc = "Bit 14 - Interrupt Enable for the RTC Input Capture Channel 4"] #[inline(always)] pub fn ic4irqen(&self) -> IC4IRQEN_R { IC4IRQEN_R::new(((self.bits >> 14) & 0x01) != 0) } #[doc = "Bit 15 - Enable Overwrite of Unread Snapshots for All Input Capture Channels"] #[inline(always)] pub fn icowusen(&self) -> ICOWUSEN_R { ICOWUSEN_R::new(((self.bits >> 15) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - Enable for the RTC Input Capture Channel 0"] #[inline(always)] pub fn ic0en(&mut self) -> IC0EN_W { IC0EN_W { w: self } } #[doc = "Bit 2 - Enable for the RTC Input Capture Channel 2"] #[inline(always)] pub fn ic2en(&mut self) -> IC2EN_W { IC2EN_W { w: self } } #[doc = "Bit 3 - Enable for the RTC Input Capture Channel 3"] #[inline(always)] pub fn ic3en(&mut self) -> IC3EN_W { IC3EN_W { w: self } } #[doc = "Bit 4 - Enable for the RTC Input Capture Channel 4"] #[inline(always)] pub fn ic4en(&mut self) -> IC4EN_W { IC4EN_W { w: self } } #[doc = "Bit 5 - Polarity of the Active-Going Capture Edge for the RTC Input Capture Channel 0"] #[inline(always)] pub fn ic0lh(&mut self) -> IC0LH_W { IC0LH_W { w: self } } #[doc = "Bit 7 - Polarity of the Active-going Capture Edge for the Input Capture Channel 2"] #[inline(always)] pub fn ic2lh(&mut self) -> IC2LH_W { IC2LH_W { w: self } } #[doc = "Bit 8 - Polarity of the Active-going Capture Edge for the Input Capture Channel 3"] #[inline(always)] pub fn ic3lh(&mut self) -> IC3LH_W { IC3LH_W { w: self } } #[doc = "Bit 9 - Polarity of the Active-going Capture Edge for the Input Capture Channel 4"] #[inline(always)] pub fn ic4lh(&mut self) -> IC4LH_W { IC4LH_W { w: self } } #[doc = "Bit 10 - Interrupt Enable for the RTC Input Capture Channel 0"] #[inline(always)] pub fn ic0irqen(&mut self) -> IC0IRQEN_W { IC0IRQEN_W { w: self } } #[doc = "Bit 12 - Interrupt Enable for the RTC Input Capture Channel 2"] #[inline(always)] pub fn ic2irqen(&mut self) -> IC2IRQEN_W { IC2IRQEN_W { w: self } } #[doc = "Bit 13 - Interrupt Enable for the RTC Input Capture Channel 3"] #[inline(always)] pub fn ic3irqen(&mut self) -> IC3IRQEN_W { IC3IRQEN_W { w: self } } #[doc = "Bit 14 - Interrupt Enable for the RTC Input Capture Channel 4"] #[inline(always)] pub fn ic4irqen(&mut self) -> IC4IRQEN_W { IC4IRQEN_W { w: self } } #[doc = "Bit 15 - Enable Overwrite of Unread Snapshots for All Input Capture Channels"] #[inline(always)] pub fn icowusen(&mut self) -> ICOWUSEN_W { ICOWUSEN_W { w: self } } }