Static cranelift_codegen_meta::isa::x86::opcodes::AND

pub static AND: [u8; 1]

r/m{16,32,64} AND register of the same size (Intel docs have a typo).