cranelift_codegen_meta::isa::x86::opcodes
pub static TEST_REG: [u8; 1]
AND {r16, r32, r64} with r/m of the same size; set SF, ZF, PF according to result.