[][src]Function cortex_m::asm::isb

pub fn isb()

Instruction Synchronization Barrier

Flushes the pipeline in the processor, so that all instructions following the ISB are fetched from cache or memory, after the instruction has been completed.