1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41
//! Processor core registers //! //! The following registers can only be accessed in PRIVILEGED mode: //! //! - BASEPRI //! - CONTROL //! - FAULTMASK //! - MSP //! - PRIMASK //! //! The rest of registers (see list below) can be accessed in either, PRIVILEGED //! or UNPRIVILEGED, mode. //! //! - APSR //! - LR //! - PC //! - PSP //! //! The following registers are NOT available on ARMv6-M devices //! (`thumbv6m-none-eabi`): //! //! - BASEPRI //! - FAULTMASK //! //! # References //! //! - Cortex-M* Devices Generic User Guide - Section 2.1.3 Core registers pub mod apsr; #[cfg(not(armv6m))] pub mod basepri; #[cfg(not(armv6m))] pub mod basepri_max; pub mod control; #[cfg(not(armv6m))] pub mod faultmask; pub mod lr; pub mod msp; pub mod pc; pub mod primask; pub mod psp;