[−][src]Module cortex_a::regs::SCTLR_EL1::I
Instruction access Cacheability control, for accesses at EL0 and EL1:
0 All instruction access to Normal memory from EL0 and EL1 are Non-cacheable for all levels of instruction and unified cache.
If the value of SCTLR_EL1.M is 0, instruction accesses from stage 1 of the EL1&0 translation regime are to Normal, Outer Shareable, Inner Non-cacheable, Outer Non-cacheable memory.
1 This control has no effect on the Cacheability of instruction access to Normal memory from EL0 and EL1.
If the value of SCTLR_EL1.M is 0, instruction accesses from stage 1 of the EL1&0 translation regime are to Normal, Outer Shareable, Inner Write-Through, Outer Write-Through memory.
When the value of the HCR_EL2.DC bit is 1, then instruction access to Normal memory from EL0 and EL1 are Cacheable regardless of the value of the SCTLR_EL1.I bit.
When ARMv8.1-VHE is implemented, and the value of HCR_EL2.{E2H, TGE} is {1, 1}, this bit has no effect on the PE.
When this register has an architecturally-defined reset value, this field resets to 0.
Enums
Value | Instruction access Cacheability control, for accesses at EL0 and EL1: |
Constants
CLEAR | |
Cacheable | |
NonCacheable | |
SET |