[−][src]Module cortex_a::regs::SPSR_EL2::I
IRQ mask bit. The possible values of this bit are:
0 Exception not masked. 1 Exception masked.
Enums
| Value | IRQ mask bit. The possible values of this bit are: |
Constants
| CLEAR | |
| Masked | |
| SET | |
| Unmasked |