1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
use crate::{
hw::{
board::teensy_common::io::{Serial, SerialError},
mcu::kinetis::{
mkl26z64::{Pin, Sim, Uart, UartRx, UartTx},
Mkl26Z64,
},
},
io,
sync::{Mutex, MutexGuard},
task::WakerSet,
};
use core::{ptr::write_volatile, sync::atomic::Ordering};
pub type Serial1Rx = UartRx<Pin<'static, 1, 16>>;
pub type Serial1Tx = UartTx<Pin<'static, 1, 17>>;
pub type Serial2Rx = UartRx<Pin<'static, 2, 3>>;
pub type Serial2Tx = UartTx<Pin<'static, 2, 4>>;
pub type Serial3Rx = UartRx<Pin<'static, 3, 2>>;
pub type Serial3Tx = UartTx<Pin<'static, 3, 3>>;
impl io::Serial for Serial<Mkl26Z64, Serial1Tx, Serial1Rx, 0> {
type Error = SerialError;
fn enable(&mut self, baud: usize) -> Result<(), <Self as io::Serial>::Error> {
let clkin = super::PLL_FREQ.load(Ordering::Relaxed) / 2;
let divisor = (clkin * 32) / (baud * 16);
let mut uart = Sim::get()
.ok_or(SerialError::SimInUse)?
.enable_peripheral::<Uart<(), (), 0>>()
.ok_or(SerialError::UartInUse)?;
uart.set_divisor(divisor);
let tx = super::digital::port_b()
.ok_or(SerialError::PortInUse)?
.pin::<17>()
.ok_or(SerialError::PinInUse)?
.into_uart_tx();
let rx = super::digital::port_b()
.ok_or(SerialError::PortInUse)?
.pin::<16>()
.ok_or(SerialError::PinInUse)?
.into_uart_rx();
let uart = uart.enable_tx(tx).enable_rx(rx);
self.0 = Some(uart);
self.1 = Some(&SERIAL_1_WAKERS);
Ok(())
}
fn disable(&mut self) -> Result<(), <Self as io::Serial>::Error> {
self.0 = None;
self.1 = None;
Ok(())
}
}
impl io::Serial for Serial<Mkl26Z64, Serial2Tx, Serial2Rx, 1> {
type Error = SerialError;
fn enable(&mut self, baud: usize) -> Result<(), <Self as io::Serial>::Error> {
let divisor = (super::CPU_FREQ.load(Ordering::Relaxed) as usize * 32) / (baud * 16);
let mut uart = Sim::get()
.ok_or(SerialError::SimInUse)?
.enable_peripheral::<Uart<(), (), 1>>()
.ok_or(SerialError::UartInUse)?;
uart.set_divisor(divisor);
let tx = super::digital::port_c()
.ok_or(SerialError::PortInUse)?
.pin::<4>()
.ok_or(SerialError::PinInUse)?
.into_uart_tx();
let rx = super::digital::port_c()
.ok_or(SerialError::PortInUse)?
.pin::<3>()
.ok_or(SerialError::PinInUse)?
.into_uart_rx();
let uart = uart.enable_tx(tx).enable_rx(rx);
self.0 = Some(uart);
self.1 = Some(&SERIAL_2_WAKERS);
Ok(())
}
fn disable(&mut self) -> Result<(), <Self as io::Serial>::Error> {
self.0 = None;
self.1 = None;
Ok(())
}
}
impl io::Serial for Serial<Mkl26Z64, Serial3Tx, Serial3Rx, 2> {
type Error = SerialError;
fn enable(&mut self, baud: usize) -> Result<(), <Self as io::Serial>::Error> {
let divisor = (super::BUS_FREQ.load(Ordering::Relaxed) as usize * 32) / (baud * 16);
let mut uart = Sim::get()
.ok_or(SerialError::SimInUse)?
.enable_peripheral::<Uart<(), (), 2>>()
.ok_or(SerialError::UartInUse)?;
uart.set_divisor(divisor);
let tx = super::digital::port_d()
.ok_or(SerialError::PortInUse)?
.pin::<3>()
.ok_or(SerialError::PinInUse)?
.into_uart_tx();
let rx = super::digital::port_d()
.ok_or(SerialError::PortInUse)?
.pin::<2>()
.ok_or(SerialError::PinInUse)?
.into_uart_rx();
let uart = uart.enable_tx(tx).enable_rx(rx);
self.0 = Some(uart);
self.1 = Some(&SERIAL_3_WAKERS);
Ok(())
}
fn disable(&mut self) -> Result<(), <Self as io::Serial>::Error> {
self.0 = None;
self.1 = None;
Ok(())
}
}
pub fn serial_1() -> MutexGuard<'static, Serial<Mkl26Z64, Serial1Tx, Serial1Rx, 0>> {
static SERIAL: Mutex<Serial<Mkl26Z64, Serial1Tx, Serial1Rx, 0>> = Mutex::new(Serial::new());
SERIAL.lock()
}
pub fn serial_2() -> MutexGuard<'static, Serial<Mkl26Z64, Serial2Tx, Serial2Rx, 1>> {
static SERIAL: Mutex<Serial<Mkl26Z64, Serial2Tx, Serial2Rx, 1>> = Mutex::new(Serial::new());
SERIAL.lock()
}
pub fn serial_3() -> MutexGuard<'static, Serial<Mkl26Z64, Serial3Tx, Serial3Rx, 2>> {
static SERIAL: Mutex<Serial<Mkl26Z64, Serial3Tx, Serial3Rx, 2>> = Mutex::new(Serial::new());
SERIAL.lock()
}
static SERIAL_1_WAKERS: WakerSet = WakerSet::new();
static SERIAL_2_WAKERS: WakerSet = WakerSet::new();
static SERIAL_3_WAKERS: WakerSet = WakerSet::new();
pub extern "C" fn serial_1_intr() {
unsafe {
const UART_TX_INTR: *mut u8 = bitband_address(0x4006_A003, 7);
const UART_TC_INTR: *mut u8 = bitband_address(0x4006_A003, 6);
const UART_RX_INTR: *mut u8 = bitband_address(0x4006_A003, 5);
write_volatile(UART_TX_INTR, 0);
write_volatile(UART_TC_INTR, 0);
write_volatile(UART_RX_INTR, 0);
SERIAL_1_WAKERS.wake();
}
}
pub extern "C" fn serial_2_intr() {
unsafe {
const UART_TX_INTR: *mut u8 = bitband_address(0x4006_B003, 7);
const UART_TC_INTR: *mut u8 = bitband_address(0x4006_B003, 6);
const UART_RX_INTR: *mut u8 = bitband_address(0x4006_B003, 5);
write_volatile(UART_TX_INTR, 0);
write_volatile(UART_TC_INTR, 0);
write_volatile(UART_RX_INTR, 0);
SERIAL_2_WAKERS.wake();
}
}
pub extern "C" fn serial_3_intr() {
unsafe {
const UART_TX_INTR: *mut u8 = bitband_address(0x4006_C003, 7);
const UART_TC_INTR: *mut u8 = bitband_address(0x4006_C003, 6);
const UART_RX_INTR: *mut u8 = bitband_address(0x4006_C003, 5);
write_volatile(UART_TX_INTR, 0);
write_volatile(UART_TC_INTR, 0);
write_volatile(UART_RX_INTR, 0);
SERIAL_3_WAKERS.wake();
}
}
const fn bitband_address<T>(addr: u32, bit: u32) -> *mut T {
(0x4200_0000 + (addr - 0x4000_0000) * 32 + bit * 4) as _
}