Macro sim_exit 

sim_exit!() { /* proc-macro */ }

sim_exit!();

Declare the finish of simulation. Similar to $finish in Verilog