1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40

#[doc = "Reader of register SEMAPHORE6"]
pub type R = crate::R<u32, super::SEMAPHORE6>;
#[doc = "Writer for register SEMAPHORE6"]
pub type W = crate::W<u32, super::SEMAPHORE6>;
#[doc = "Register SEMAPHORE6 `reset()`'s with value 0"]
impl crate::ResetValue for super::SEMAPHORE6 {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0
    }
}
#[doc = "Reader of field `MEM_SEMAPHORE6`"]
pub type MEM_SEMAPHORE6_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `MEM_SEMAPHORE6`"]
pub struct MEM_SEMAPHORE6_W<'a> {
    w: &'a mut W,
}
impl<'a> MEM_SEMAPHORE6_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x03) | ((value as u32) & 0x03);
        self.w
    }
}
impl R {
    #[doc = "Bits 0:1 - General Purpose Semaphore for SW Usage. If any of the 2 bits of a given register is set to 1, it means that the semaphore is locked by one of the masters. Each bit represents a master IP as follows: {WLAN,NWP}. The JTAG cannot capture the semaphore but it can release it. As a master IP reads the semaphore, it will be caputed and the masters correlating bit will be set to 1 (set upon read). As any IP writes to this address (independent of the written data) the semaphore will be set to 2'b00."]
    #[inline(always)]
    pub fn mem_semaphore6(&self) -> MEM_SEMAPHORE6_R {
        MEM_SEMAPHORE6_R::new((self.bits & 0x03) as u8)
    }
}
impl W {
    #[doc = "Bits 0:1 - General Purpose Semaphore for SW Usage. If any of the 2 bits of a given register is set to 1, it means that the semaphore is locked by one of the masters. Each bit represents a master IP as follows: {WLAN,NWP}. The JTAG cannot capture the semaphore but it can release it. As a master IP reads the semaphore, it will be caputed and the masters correlating bit will be set to 1 (set upon read). As any IP writes to this address (independent of the written data) the semaphore will be set to 2'b00."]
    #[inline(always)]
    pub fn mem_semaphore6(&mut self) -> MEM_SEMAPHORE6_W {
        MEM_SEMAPHORE6_W { w: self }
    }
}