1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156
#[doc = "Reader of register WDTCLKEN"] pub type R = crate::R<u32, super::WDTCLKEN>; #[doc = "Writer for register WDTCLKEN"] pub type W = crate::W<u32, super::WDTCLKEN>; #[doc = "Register WDTCLKEN `reset()`'s with value 0"] impl crate::ResetValue for super::WDTCLKEN { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `BAUDCLKSEL`"] pub type BAUDCLKSEL_R = crate::R<u8, u8>; #[doc = "Write proxy for field `BAUDCLKSEL`"] pub struct BAUDCLKSEL_W<'a> { w: &'a mut W, } impl<'a> BAUDCLKSEL_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 24)) | (((value as u32) & 0x03) << 24); self.w } } #[doc = "Reader of field `DSLPCLKEN`"] pub type DSLPCLKEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DSLPCLKEN`"] pub struct DSLPCLKEN_W<'a> { w: &'a mut W, } impl<'a> DSLPCLKEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16); self.w } } #[doc = "Reader of field `NU1`"] pub type NU1_R = crate::R<u8, u8>; #[doc = "Reader of field `SLPCLKEN`"] pub type SLPCLKEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SLPCLKEN`"] pub struct SLPCLKEN_W<'a> { w: &'a mut W, } impl<'a> SLPCLKEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "Reader of field `NU2`"] pub type NU2_R = crate::R<u8, u8>; #[doc = "Reader of field `RUNCLKEN`"] pub type RUNCLKEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RUNCLKEN`"] pub struct RUNCLKEN_W<'a> { w: &'a mut W, } impl<'a> RUNCLKEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } impl R { #[doc = "Bits 24:25 - "00" - Sysclk ; "01" - REF_CLK (38.4 MHz) ; "10/11" - Slow_clk"] #[inline(always)] pub fn baudclksel(&self) -> BAUDCLKSEL_R { BAUDCLKSEL_R::new(((self.bits >> 24) & 0x03) as u8) } #[doc = "Bit 16 - WDOG_A_DSLP_CLK_ENABLE"] #[inline(always)] pub fn dslpclken(&self) -> DSLPCLKEN_R { DSLPCLKEN_R::new(((self.bits >> 16) & 0x01) != 0) } #[doc = "Bits 9:15 - NU1"] #[inline(always)] pub fn nu1(&self) -> NU1_R { NU1_R::new(((self.bits >> 9) & 0x7f) as u8) } #[doc = "Bit 8 - WDOG_A_SLP_CLK_ENABLE"] #[inline(always)] pub fn slpclken(&self) -> SLPCLKEN_R { SLPCLKEN_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bits 1:7 - NU2"] #[inline(always)] pub fn nu2(&self) -> NU2_R { NU2_R::new(((self.bits >> 1) & 0x7f) as u8) } #[doc = "Bit 0 - WDOG_A_RUN_CLK_ENABLE"] #[inline(always)] pub fn runclken(&self) -> RUNCLKEN_R { RUNCLKEN_R::new((self.bits & 0x01) != 0) } } impl W { #[doc = "Bits 24:25 - "00" - Sysclk ; "01" - REF_CLK (38.4 MHz) ; "10/11" - Slow_clk"] #[inline(always)] pub fn baudclksel(&mut self) -> BAUDCLKSEL_W { BAUDCLKSEL_W { w: self } } #[doc = "Bit 16 - WDOG_A_DSLP_CLK_ENABLE"] #[inline(always)] pub fn dslpclken(&mut self) -> DSLPCLKEN_W { DSLPCLKEN_W { w: self } } #[doc = "Bit 8 - WDOG_A_SLP_CLK_ENABLE"] #[inline(always)] pub fn slpclken(&mut self) -> SLPCLKEN_W { SLPCLKEN_W { w: self } } #[doc = "Bit 0 - WDOG_A_RUN_CLK_ENABLE"] #[inline(always)] pub fn runclken(&mut self) -> RUNCLKEN_W { RUNCLKEN_W { w: self } } }