1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244
#[doc = "Reader of register RFIRQF1"] pub type R = crate::R<u32, super::RFIRQF1>; #[doc = "Writer for register RFIRQF1"] pub type W = crate::W<u32, super::RFIRQF1>; #[doc = "Register RFIRQF1 `reset()`'s with value 0"] impl crate::ResetValue for super::RFIRQF1 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `Reserved32`"] pub type RESERVED32_R = crate::R<u32, u32>; #[doc = "Write proxy for field `Reserved32`"] pub struct RESERVED32_W<'a> { w: &'a mut W, } impl<'a> RESERVED32_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u32) -> &'a mut W { self.w.bits = (self.w.bits & !(0x00ff_ffff << 8)) | (((value as u32) & 0x00ff_ffff) << 8); self.w } } #[doc = "Reader of field `CSP_WAIT`"] pub type CSP_WAIT_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CSP_WAIT`"] pub struct CSP_WAIT_W<'a> { w: &'a mut W, } impl<'a> CSP_WAIT_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "Reader of field `CSP_STOP`"] pub type CSP_STOP_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CSP_STOP`"] pub struct CSP_STOP_W<'a> { w: &'a mut W, } impl<'a> CSP_STOP_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } #[doc = "Reader of field `CSP_MANINT`"] pub type CSP_MANINT_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CSP_MANINT`"] pub struct CSP_MANINT_W<'a> { w: &'a mut W, } impl<'a> CSP_MANINT_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } #[doc = "Reader of field `RFIDLE`"] pub type RFIDLE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RFIDLE`"] pub struct RFIDLE_W<'a> { w: &'a mut W, } impl<'a> RFIDLE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Reader of field `TXDONE`"] pub type TXDONE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TXDONE`"] pub struct TXDONE_W<'a> { w: &'a mut W, } impl<'a> TXDONE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `TXACKDONE`"] pub type TXACKDONE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TXACKDONE`"] pub struct TXACKDONE_W<'a> { w: &'a mut W, } impl<'a> TXACKDONE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } impl R { #[doc = "Bits 8:31 - 31:8\\] This register is 8 bits in a 32-bit address space."] #[inline(always)] pub fn reserved32(&self) -> RESERVED32_R { RESERVED32_R::new(((self.bits >> 8) & 0x00ff_ffff) as u32) } #[doc = "Bit 5 - 5:5\\] Execution continued after a wait instruction in CSP. 0: No interrupt pending 1: Interrupt pending"] #[inline(always)] pub fn csp_wait(&self) -> CSP_WAIT_R { CSP_WAIT_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bit 4 - 4:4\\] CSP has stopped program execution. 0: No interrupt pending 1: Interrupt pending"] #[inline(always)] pub fn csp_stop(&self) -> CSP_STOP_R { CSP_STOP_R::new(((self.bits >> 4) & 0x01) != 0) } #[doc = "Bit 3 - 3:3\\] Manual interrupt generated from CSP 0: No interrupt pending 1: Interrupt pending"] #[inline(always)] pub fn csp_manint(&self) -> CSP_MANINT_R { CSP_MANINT_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 2 - 2:2\\] Radio state-machine has entered the IDLE state. 0: No interrupt pending 1: Interrupt pending"] #[inline(always)] pub fn rfidle(&self) -> RFIDLE_R { RFIDLE_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 1 - 1:1\\] A complete frame has been transmitted. 0: No interrupt pending 1: Interrupt pending"] #[inline(always)] pub fn txdone(&self) -> TXDONE_R { TXDONE_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 0 - 0:0\\] An acknowledgement frame has been completely transmitted. 0: No interrupt pending 1: Interrupt pending"] #[inline(always)] pub fn txackdone(&self) -> TXACKDONE_R { TXACKDONE_R::new((self.bits & 0x01) != 0) } } impl W { #[doc = "Bits 8:31 - 31:8\\] This register is 8 bits in a 32-bit address space."] #[inline(always)] pub fn reserved32(&mut self) -> RESERVED32_W { RESERVED32_W { w: self } } #[doc = "Bit 5 - 5:5\\] Execution continued after a wait instruction in CSP. 0: No interrupt pending 1: Interrupt pending"] #[inline(always)] pub fn csp_wait(&mut self) -> CSP_WAIT_W { CSP_WAIT_W { w: self } } #[doc = "Bit 4 - 4:4\\] CSP has stopped program execution. 0: No interrupt pending 1: Interrupt pending"] #[inline(always)] pub fn csp_stop(&mut self) -> CSP_STOP_W { CSP_STOP_W { w: self } } #[doc = "Bit 3 - 3:3\\] Manual interrupt generated from CSP 0: No interrupt pending 1: Interrupt pending"] #[inline(always)] pub fn csp_manint(&mut self) -> CSP_MANINT_W { CSP_MANINT_W { w: self } } #[doc = "Bit 2 - 2:2\\] Radio state-machine has entered the IDLE state. 0: No interrupt pending 1: Interrupt pending"] #[inline(always)] pub fn rfidle(&mut self) -> RFIDLE_W { RFIDLE_W { w: self } } #[doc = "Bit 1 - 1:1\\] A complete frame has been transmitted. 0: No interrupt pending 1: Interrupt pending"] #[inline(always)] pub fn txdone(&mut self) -> TXDONE_W { TXDONE_W { w: self } } #[doc = "Bit 0 - 0:0\\] An acknowledgement frame has been completely transmitted. 0: No interrupt pending 1: Interrupt pending"] #[inline(always)] pub fn txackdone(&mut self) -> TXACKDONE_W { TXACKDONE_W { w: self } } }