1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
#[doc = r" Value read from the register"]
pub struct R {
    bits: u32,
}
#[doc = r" Value to write to the register"]
pub struct W {
    bits: u32,
}
impl super::AUXSEL0 {
    #[doc = r" Modifies the contents of the register"]
    #[inline]
    pub fn modify<F>(&self, f: F)
    where
        for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W,
    {
        let bits = self.register.get();
        let r = R { bits: bits };
        let mut w = W { bits: bits };
        f(&r, &mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Reads the contents of the register"]
    #[inline]
    pub fn read(&self) -> R {
        R {
            bits: self.register.get(),
        }
    }
    #[doc = r" Writes to the register"]
    #[inline]
    pub fn write<F>(&self, f: F)
    where
        F: FnOnce(&mut W) -> &mut W,
    {
        let mut w = W::reset_value();
        f(&mut w);
        self.register.set(w.bits);
    }
    #[doc = r" Writes the reset value to the register"]
    #[inline]
    pub fn reset(&self) {
        self.write(|w| w)
    }
}
#[doc = "Possible values of the field `EV`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum EVR {
    #[doc = "Always asserted"]
    ALWAYS_ACTIVE,
    #[doc = "GPT3B compare event. Configured by GPT3:TBMR.TCACT"]
    GPT3B_CMP,
    #[doc = "GPT3A compare event. Configured by GPT3:TAMR.TCACT"]
    GPT3A_CMP,
    #[doc = "GPT2B compare event. Configured by GPT2:TBMR.TCACT"]
    GPT2B_CMP,
    #[doc = "GPT2A compare event. Configured by GPT2:TAMR.TCACT"]
    GPT2A_CMP,
    #[doc = "GPT1B compare event. Configured by GPT1:TBMR.TCACT"]
    GPT1B_CMP,
    #[doc = "GPT1A compare event. Configured by GPT1:TAMR.TCACT"]
    GPT1A_CMP,
    #[doc = "GPT0B compare event. Configured by GPT0:TBMR.TCACT"]
    GPT0B_CMP,
    #[doc = "GPT0A compare event. Configured by GPT0:TAMR.TCACT"]
    GPT0A_CMP,
    #[doc = "GPT1B interrupt event, controlled by GPT1:TBMR"]
    GPT1B,
    #[doc = "GPT1A interrupt event, controlled by GPT1:TAMR"]
    GPT1A,
    #[doc = "GPT0B interrupt event, controlled by GPT0:TBMR"]
    GPT0B,
    #[doc = "GPT0A interrupt event, controlled by GPT0:TAMR"]
    GPT0A,
    #[doc = "GPT3B interrupt event, controlled by GPT3:TBMR"]
    GPT3B,
    #[doc = "GPT3A interrupt event, controlled by GPT3:TAMR"]
    GPT3A,
    #[doc = "GPT2B interrupt event, controlled by GPT2:TBMR"]
    GPT2B,
    #[doc = "GPT2A interrupt event, controlled by GPT2:TAMR"]
    GPT2A,
    #[doc = "Always inactive"]
    NONE,
    #[doc = r" Reserved"]
    _Reserved(u8),
}
impl EVR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        match *self {
            EVR::ALWAYS_ACTIVE => 121,
            EVR::GPT3B_CMP => 68,
            EVR::GPT3A_CMP => 67,
            EVR::GPT2B_CMP => 66,
            EVR::GPT2A_CMP => 65,
            EVR::GPT1B_CMP => 64,
            EVR::GPT1A_CMP => 63,
            EVR::GPT0B_CMP => 62,
            EVR::GPT0A_CMP => 61,
            EVR::GPT1B => 19,
            EVR::GPT1A => 18,
            EVR::GPT0B => 17,
            EVR::GPT0A => 16,
            EVR::GPT3B => 15,
            EVR::GPT3A => 14,
            EVR::GPT2B => 13,
            EVR::GPT2A => 12,
            EVR::NONE => 0,
            EVR::_Reserved(bits) => bits,
        }
    }
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _from(value: u8) -> EVR {
        match value {
            121 => EVR::ALWAYS_ACTIVE,
            68 => EVR::GPT3B_CMP,
            67 => EVR::GPT3A_CMP,
            66 => EVR::GPT2B_CMP,
            65 => EVR::GPT2A_CMP,
            64 => EVR::GPT1B_CMP,
            63 => EVR::GPT1A_CMP,
            62 => EVR::GPT0B_CMP,
            61 => EVR::GPT0A_CMP,
            19 => EVR::GPT1B,
            18 => EVR::GPT1A,
            17 => EVR::GPT0B,
            16 => EVR::GPT0A,
            15 => EVR::GPT3B,
            14 => EVR::GPT3A,
            13 => EVR::GPT2B,
            12 => EVR::GPT2A,
            0 => EVR::NONE,
            i => EVR::_Reserved(i),
        }
    }
    #[doc = "Checks if the value of the field is `ALWAYS_ACTIVE`"]
    #[inline]
    pub fn is_always_active(&self) -> bool {
        *self == EVR::ALWAYS_ACTIVE
    }
    #[doc = "Checks if the value of the field is `GPT3B_CMP`"]
    #[inline]
    pub fn is_gpt3b_cmp(&self) -> bool {
        *self == EVR::GPT3B_CMP
    }
    #[doc = "Checks if the value of the field is `GPT3A_CMP`"]
    #[inline]
    pub fn is_gpt3a_cmp(&self) -> bool {
        *self == EVR::GPT3A_CMP
    }
    #[doc = "Checks if the value of the field is `GPT2B_CMP`"]
    #[inline]
    pub fn is_gpt2b_cmp(&self) -> bool {
        *self == EVR::GPT2B_CMP
    }
    #[doc = "Checks if the value of the field is `GPT2A_CMP`"]
    #[inline]
    pub fn is_gpt2a_cmp(&self) -> bool {
        *self == EVR::GPT2A_CMP
    }
    #[doc = "Checks if the value of the field is `GPT1B_CMP`"]
    #[inline]
    pub fn is_gpt1b_cmp(&self) -> bool {
        *self == EVR::GPT1B_CMP
    }
    #[doc = "Checks if the value of the field is `GPT1A_CMP`"]
    #[inline]
    pub fn is_gpt1a_cmp(&self) -> bool {
        *self == EVR::GPT1A_CMP
    }
    #[doc = "Checks if the value of the field is `GPT0B_CMP`"]
    #[inline]
    pub fn is_gpt0b_cmp(&self) -> bool {
        *self == EVR::GPT0B_CMP
    }
    #[doc = "Checks if the value of the field is `GPT0A_CMP`"]
    #[inline]
    pub fn is_gpt0a_cmp(&self) -> bool {
        *self == EVR::GPT0A_CMP
    }
    #[doc = "Checks if the value of the field is `GPT1B`"]
    #[inline]
    pub fn is_gpt1b(&self) -> bool {
        *self == EVR::GPT1B
    }
    #[doc = "Checks if the value of the field is `GPT1A`"]
    #[inline]
    pub fn is_gpt1a(&self) -> bool {
        *self == EVR::GPT1A
    }
    #[doc = "Checks if the value of the field is `GPT0B`"]
    #[inline]
    pub fn is_gpt0b(&self) -> bool {
        *self == EVR::GPT0B
    }
    #[doc = "Checks if the value of the field is `GPT0A`"]
    #[inline]
    pub fn is_gpt0a(&self) -> bool {
        *self == EVR::GPT0A
    }
    #[doc = "Checks if the value of the field is `GPT3B`"]
    #[inline]
    pub fn is_gpt3b(&self) -> bool {
        *self == EVR::GPT3B
    }
    #[doc = "Checks if the value of the field is `GPT3A`"]
    #[inline]
    pub fn is_gpt3a(&self) -> bool {
        *self == EVR::GPT3A
    }
    #[doc = "Checks if the value of the field is `GPT2B`"]
    #[inline]
    pub fn is_gpt2b(&self) -> bool {
        *self == EVR::GPT2B
    }
    #[doc = "Checks if the value of the field is `GPT2A`"]
    #[inline]
    pub fn is_gpt2a(&self) -> bool {
        *self == EVR::GPT2A
    }
    #[doc = "Checks if the value of the field is `NONE`"]
    #[inline]
    pub fn is_none(&self) -> bool {
        *self == EVR::NONE
    }
}
#[doc = "Values that can be written to the field `EV`"]
pub enum EVW {
    #[doc = "Always asserted"]
    ALWAYS_ACTIVE,
    #[doc = "GPT3B compare event. Configured by GPT3:TBMR.TCACT"]
    GPT3B_CMP,
    #[doc = "GPT3A compare event. Configured by GPT3:TAMR.TCACT"]
    GPT3A_CMP,
    #[doc = "GPT2B compare event. Configured by GPT2:TBMR.TCACT"]
    GPT2B_CMP,
    #[doc = "GPT2A compare event. Configured by GPT2:TAMR.TCACT"]
    GPT2A_CMP,
    #[doc = "GPT1B compare event. Configured by GPT1:TBMR.TCACT"]
    GPT1B_CMP,
    #[doc = "GPT1A compare event. Configured by GPT1:TAMR.TCACT"]
    GPT1A_CMP,
    #[doc = "GPT0B compare event. Configured by GPT0:TBMR.TCACT"]
    GPT0B_CMP,
    #[doc = "GPT0A compare event. Configured by GPT0:TAMR.TCACT"]
    GPT0A_CMP,
    #[doc = "GPT1B interrupt event, controlled by GPT1:TBMR"]
    GPT1B,
    #[doc = "GPT1A interrupt event, controlled by GPT1:TAMR"]
    GPT1A,
    #[doc = "GPT0B interrupt event, controlled by GPT0:TBMR"]
    GPT0B,
    #[doc = "GPT0A interrupt event, controlled by GPT0:TAMR"]
    GPT0A,
    #[doc = "GPT3B interrupt event, controlled by GPT3:TBMR"]
    GPT3B,
    #[doc = "GPT3A interrupt event, controlled by GPT3:TAMR"]
    GPT3A,
    #[doc = "GPT2B interrupt event, controlled by GPT2:TBMR"]
    GPT2B,
    #[doc = "GPT2A interrupt event, controlled by GPT2:TAMR"]
    GPT2A,
    #[doc = "Always inactive"]
    NONE,
}
impl EVW {
    #[allow(missing_docs)]
    #[doc(hidden)]
    #[inline]
    pub fn _bits(&self) -> u8 {
        match *self {
            EVW::ALWAYS_ACTIVE => 121,
            EVW::GPT3B_CMP => 68,
            EVW::GPT3A_CMP => 67,
            EVW::GPT2B_CMP => 66,
            EVW::GPT2A_CMP => 65,
            EVW::GPT1B_CMP => 64,
            EVW::GPT1A_CMP => 63,
            EVW::GPT0B_CMP => 62,
            EVW::GPT0A_CMP => 61,
            EVW::GPT1B => 19,
            EVW::GPT1A => 18,
            EVW::GPT0B => 17,
            EVW::GPT0A => 16,
            EVW::GPT3B => 15,
            EVW::GPT3A => 14,
            EVW::GPT2B => 13,
            EVW::GPT2A => 12,
            EVW::NONE => 0,
        }
    }
}
#[doc = r" Proxy"]
pub struct _EVW<'a> {
    w: &'a mut W,
}
impl<'a> _EVW<'a> {
    #[doc = r" Writes `variant` to the field"]
    #[inline]
    pub fn variant(self, variant: EVW) -> &'a mut W {
        unsafe { self.bits(variant._bits()) }
    }
    #[doc = "Always asserted"]
    #[inline]
    pub fn always_active(self) -> &'a mut W {
        self.variant(EVW::ALWAYS_ACTIVE)
    }
    #[doc = "GPT3B compare event. Configured by GPT3:TBMR.TCACT"]
    #[inline]
    pub fn gpt3b_cmp(self) -> &'a mut W {
        self.variant(EVW::GPT3B_CMP)
    }
    #[doc = "GPT3A compare event. Configured by GPT3:TAMR.TCACT"]
    #[inline]
    pub fn gpt3a_cmp(self) -> &'a mut W {
        self.variant(EVW::GPT3A_CMP)
    }
    #[doc = "GPT2B compare event. Configured by GPT2:TBMR.TCACT"]
    #[inline]
    pub fn gpt2b_cmp(self) -> &'a mut W {
        self.variant(EVW::GPT2B_CMP)
    }
    #[doc = "GPT2A compare event. Configured by GPT2:TAMR.TCACT"]
    #[inline]
    pub fn gpt2a_cmp(self) -> &'a mut W {
        self.variant(EVW::GPT2A_CMP)
    }
    #[doc = "GPT1B compare event. Configured by GPT1:TBMR.TCACT"]
    #[inline]
    pub fn gpt1b_cmp(self) -> &'a mut W {
        self.variant(EVW::GPT1B_CMP)
    }
    #[doc = "GPT1A compare event. Configured by GPT1:TAMR.TCACT"]
    #[inline]
    pub fn gpt1a_cmp(self) -> &'a mut W {
        self.variant(EVW::GPT1A_CMP)
    }
    #[doc = "GPT0B compare event. Configured by GPT0:TBMR.TCACT"]
    #[inline]
    pub fn gpt0b_cmp(self) -> &'a mut W {
        self.variant(EVW::GPT0B_CMP)
    }
    #[doc = "GPT0A compare event. Configured by GPT0:TAMR.TCACT"]
    #[inline]
    pub fn gpt0a_cmp(self) -> &'a mut W {
        self.variant(EVW::GPT0A_CMP)
    }
    #[doc = "GPT1B interrupt event, controlled by GPT1:TBMR"]
    #[inline]
    pub fn gpt1b(self) -> &'a mut W {
        self.variant(EVW::GPT1B)
    }
    #[doc = "GPT1A interrupt event, controlled by GPT1:TAMR"]
    #[inline]
    pub fn gpt1a(self) -> &'a mut W {
        self.variant(EVW::GPT1A)
    }
    #[doc = "GPT0B interrupt event, controlled by GPT0:TBMR"]
    #[inline]
    pub fn gpt0b(self) -> &'a mut W {
        self.variant(EVW::GPT0B)
    }
    #[doc = "GPT0A interrupt event, controlled by GPT0:TAMR"]
    #[inline]
    pub fn gpt0a(self) -> &'a mut W {
        self.variant(EVW::GPT0A)
    }
    #[doc = "GPT3B interrupt event, controlled by GPT3:TBMR"]
    #[inline]
    pub fn gpt3b(self) -> &'a mut W {
        self.variant(EVW::GPT3B)
    }
    #[doc = "GPT3A interrupt event, controlled by GPT3:TAMR"]
    #[inline]
    pub fn gpt3a(self) -> &'a mut W {
        self.variant(EVW::GPT3A)
    }
    #[doc = "GPT2B interrupt event, controlled by GPT2:TBMR"]
    #[inline]
    pub fn gpt2b(self) -> &'a mut W {
        self.variant(EVW::GPT2B)
    }
    #[doc = "GPT2A interrupt event, controlled by GPT2:TAMR"]
    #[inline]
    pub fn gpt2a(self) -> &'a mut W {
        self.variant(EVW::GPT2A)
    }
    #[doc = "Always inactive"]
    #[inline]
    pub fn none(self) -> &'a mut W {
        self.variant(EVW::NONE)
    }
    #[doc = r" Writes raw bits to the field"]
    #[inline]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        const MASK: u8 = 127;
        const OFFSET: u8 = 0;
        self.w.bits &= !((MASK as u32) << OFFSET);
        self.w.bits |= ((value & MASK) as u32) << OFFSET;
        self.w
    }
}
impl R {
    #[doc = r" Value of the register as raw bits"]
    #[inline]
    pub fn bits(&self) -> u32 {
        self.bits
    }
    #[doc = "Bits 0:6 - 6:0\\] Read/write selection value Writing any other value than values defined by a ENUM may result in undefined behavior."]
    #[inline]
    pub fn ev(&self) -> EVR {
        EVR::_from({
            const MASK: u8 = 127;
            const OFFSET: u8 = 0;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        })
    }
}
impl W {
    #[doc = r" Reset value of the register"]
    #[inline]
    pub fn reset_value() -> W {
        W { bits: 16 }
    }
    #[doc = r" Writes raw bits to the register"]
    #[inline]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
    #[doc = "Bits 0:6 - 6:0\\] Read/write selection value Writing any other value than values defined by a ENUM may result in undefined behavior."]
    #[inline]
    pub fn ev(&mut self) -> _EVW {
        _EVW { w: self }
    }
}