1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44



//! # Bnx Core Abstraction Layer
//! 
//! **C**ore **A**bstraction library abstracts a core. 
//! It provides interfaces to HAL layer above such that
//! HAL layer above is void of any core and system specific information and core and 
//! system agnostic. However RISC-V standard specific core details that are common acrosss all RISC-V cores 
//! aret part of **C**ommon **C**ore **A**bstraction **L**ayer . 
//! System Abstraction Layer abstracts a system and Core Abstraction Layer abstracts a core.
//! 
//! # Example
//! **E31** - a core and its abstracted in Core Abstraction Layer. <br>
//! **FE310** - a system with E31 core and peripherals is abstracted in System Abstraction Layer. <br>
//! <br>
//! SAL dont cover that are abstracted in CAL instead might use them. 
//! In software architecture, CAL & SAL are beside each other as below.
//! 
//! ```
//! ---------------- Hardware Abstraction Layer --------------------------
//! ----------------------------------------------------------------------
//! | System Abstraction Layer |  Core Abstraction Layer
//! ----------------------------------------------------------------------
//! ```
//!
//! CAL abstracts: <br>
//! > **C**ore Clock <br>
//! > **C**ore Boot <br>
//!
//! Whereas SAL abstracts: <br>
//! > **G**pio <br>
//! > **U**art <br>
//! > **S**pi <br>
//! > **I**2c <br>
pub mod e31;

#[cfg(test)]
mod tests {
    #[test]
    fn it_works() {
        let result = 2 + 2;
        assert_eq!(result, 4);
    }
}