1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45

//! ARM Cortex-M implementation of [`ICore`].

use crate::core::ICore;
use cortex_m::{Peripherals, asm};
use cortex_m::peripheral::syst::SystClkSource;
use cortex_m::peripheral::scb;

pub struct ArchCore {
    peripherals: Peripherals,
}

impl ICore for ArchCore {
    fn new() -> Self {
        // NOTE(unsafe): we must be able to take the peripherals or else the
        // system is doomed
        let mut peripherals = unsafe { Peripherals::steal() };
        peripherals.SYST.set_clock_source(SystClkSource::Core);

        ArchCore {
            peripherals
        }
    }

    fn set_systick_div(&mut self, divisor: u32) {
        self.peripherals.SYST.set_reload(48_000);
        self.peripherals.SYST.clear_current();
    }


    fn start(&mut self) {
        self.peripherals.SYST.enable_counter();
        self.peripherals.SYST.enable_interrupt();

        // enable PendSV interrupt on lowest priority
        unsafe {
            self.peripherals.SCB.set_priority(scb::SystemHandler::PendSV, 0xFF);
        }
        // todo: move
        self.peripherals.SCB.enable(scb::Exception::MemoryManagement);
    }

    fn bkpt() {
        asm::bkpt();
    }
}