1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
#[derive(Clone, Debug, PartialOrd, PartialEq)]
pub struct Mcu {
pub device: Device,
pub variants: Vec<Variant>,
pub modules: Vec<Module>,
}
#[derive(Clone, Debug, PartialOrd, PartialEq)]
pub struct Device {
pub name: String,
pub address_spaces: Vec<AddressSpace>,
pub peripherals: Vec<Peripheral>,
}
#[derive(Clone, Debug, PartialOrd, PartialEq)]
pub struct Variant {
pub name: String,
pub pinout: Option<String>,
pub package: String,
pub temperature_min: i32,
pub temperature_max: i32,
pub voltage_min: f32,
pub voltage_max: f32,
pub speed_max_hz: u64,
}
#[derive(Clone, Debug, PartialOrd, PartialEq)]
pub struct AddressSpace {
pub id: String,
pub name: String,
pub start_address: u32,
pub size: u32,
pub segments: Vec<MemorySegment>,
}
#[derive(Clone, Debug, PartialOrd, PartialEq)]
pub struct MemorySegment {
pub start_address: u32,
pub size: u32,
pub ty: String,
pub readable: bool,
pub writable: bool,
pub executable: bool,
pub name: String,
pub page_size: Option<u32>,
}
#[derive(Clone, Debug, PartialOrd, PartialEq)]
pub struct Peripheral {
pub name: String,
pub instances: Vec<Instance>,
}
#[derive(Clone, Debug, PartialOrd, PartialEq)]
pub struct Module {
pub name: String,
pub register_groups: Vec<RegisterGroup>,
}
#[derive(Clone, Debug, PartialOrd, PartialEq)]
pub struct Instance {
pub name: String,
pub signals: Vec<Signal>,
}
#[derive(Clone, Debug, PartialOrd, PartialEq)]
pub struct RegisterGroup {
pub name: String,
pub caption: String,
pub registers: Vec<Register>,
}
#[derive(Clone, Debug, PartialOrd, PartialEq)]
pub struct Register {
pub name: String,
pub caption: String,
pub offset: u32,
pub size: u32,
pub mask: Option<u32>,
}
#[derive(Clone, Debug, PartialOrd, PartialEq)]
pub struct Signal {
pub pad: String,
pub group: Option<String>,
pub index: Option<u8>,
}
pub struct Port<'a> {
instance: &'a Instance,
register_group: &'a RegisterGroup,
}
impl Mcu {
pub fn peripheral(&self, name: &str) -> Option<&Peripheral> {
self.device.peripherals.iter().find(|p| p.name == name)
}
pub fn module(&self, name: &str) -> Option<&Module> {
self.modules.iter().find(|p| p.name == name)
}
pub fn register_groups<'a>(&'a self) -> impl Iterator<Item=&'a RegisterGroup> {
self.modules.iter().flat_map(|m| m.register_groups.iter())
}
pub fn registers<'a>(&'a self) -> impl Iterator<Item=&'a Register> {
self.register_groups().flat_map(|rg| rg.registers.iter())
}
pub fn port(&self, letter: char) -> Port {
let port_name = format!("PORT{}", letter);
let instance = self.port_peripheral().instance(&port_name)
.expect("no port instance with that letter found");
let register_group = self.port_module().register_group(&port_name)
.expect("no port register group with that letter found");
Port { instance, register_group }
}
pub fn port_peripheral(&self) -> &Peripheral {
self.peripheral("PORT").expect("mcu does not have a port peripheral")
}
pub fn port_module(&self) -> &Module {
self.module("PORT").expect("mcu does not have a port module")
}
}
impl Peripheral {
pub fn instance(&self, name: &str) -> Option<&Instance> {
self.instances.iter().find(|i| i.name == name)
}
pub fn signals<'a>(&'a self) -> impl Iterator<Item=&'a Signal> {
self.instances.iter().flat_map(|i| i.signals.iter())
}
pub fn instance_signal_with_pad(&self, pad: &str)
-> Option<(&Instance, &Signal)> {
self.instance_signals_on_pad(pad).next()
}
fn instance_signals_on_pad<'a>(&'a self, pad: &str) -> impl Iterator<Item=(&'a Instance, &'a Signal)> {
let mut instance_signals = Vec::new();
for instance in self.instances.iter() {
for signal in instance.signals.iter() {
if signal.pad == pad {
instance_signals.push((instance, signal));
}
}
}
instance_signals.into_iter()
}
}
impl Module {
pub fn register_group(&self, name: &str) -> Option<&RegisterGroup> {
self.register_groups.iter().find(|rg| rg.name == name)
}
pub fn registers<'a>(&'a self) -> impl Iterator<Item=&'a Register> {
self.register_groups.iter().flat_map(|rg| rg.registers.iter())
}
}
impl Register {
pub fn union(&self, with: &Self) -> Self {
assert_eq!(self.name, with.name,
"can only take the union between different descriptions of the same register");
let mut result = self.clone();
match (result.mask, with.mask) {
(None, Some(v)) => result.mask = Some(v),
_ => (),
}
result
}
}
impl<'a> Port<'a> {
pub fn registers(&'a self) -> impl Iterator<Item=&'a Register> {
self.register_group.registers.iter()
}
pub fn signals(&'a self) -> impl Iterator<Item=&'a Signal> {
self.instance.signals.iter()
}
pub fn signal_with_pad(&'a self, pad: &str) -> Option<&'a Signal> {
self.signals().find(|s| s.pad == pad)
}
pub fn ddr_register(&self) -> &Register {
self.registers().find(|r| r.name.starts_with("DDR")).expect("port does not have ddr register")
}
pub fn port_register(&self) -> &Register {
self.registers().find(|r| r.name.starts_with("PORT")).expect("port does not have port register")
}
pub fn pin_register(&self) -> &Register {
self.registers().find(|r| r.name.starts_with("PIN")).expect("port does not have pin register")
}
}