1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139

#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - General purpose register 0"]
    pub gpior0: GPIOR0,
    #[doc = "0x01 - General Purpose register 1"]
    pub gpior1: GPIOR1,
    #[doc = "0x02 - General Purpose IO register 2"]
    pub gpior2: GPIOR2,
    _reserved3: [u8; 12usize],
    #[doc = "0x0f - Power Reduction Register"]
    pub prr: PRR,
    _reserved4: [u8; 1usize],
    #[doc = "0x11 - debugWire data register"]
    pub dwdr: DWDR,
    _reserved5: [u8; 3usize],
    #[doc = "0x15 - Clock Prescale Register"]
    pub clkpr: CLKPR,
    #[doc = "0x16 - PLL Control and status register"]
    pub pllcsr: PLLCSR,
    _reserved7: [u8; 9usize],
    #[doc = "0x20 - Oscillator Calibration Register"]
    pub osccal: OSCCAL,
    _reserved8: [u8; 2usize],
    #[doc = "0x23 - MCU Status register"]
    pub mcusr: MCUSR,
    #[doc = "0x24 - MCU Control Register"]
    pub mcucr: MCUCR,
}
#[doc = "Clock Prescale Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [clkpr](clkpr) module"]
pub type CLKPR = crate::Reg<u8, _CLKPR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CLKPR;
#[doc = "`read()` method returns [clkpr::R](clkpr::R) reader structure"]
impl crate::Readable for CLKPR {}
#[doc = "`write(|w| ..)` method takes [clkpr::W](clkpr::W) writer structure"]
impl crate::Writable for CLKPR {}
#[doc = "Clock Prescale Register"]
pub mod clkpr;
#[doc = "debugWire data register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dwdr](dwdr) module"]
pub type DWDR = crate::Reg<u8, _DWDR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _DWDR;
#[doc = "`read()` method returns [dwdr::R](dwdr::R) reader structure"]
impl crate::Readable for DWDR {}
#[doc = "`write(|w| ..)` method takes [dwdr::W](dwdr::W) writer structure"]
impl crate::Writable for DWDR {}
#[doc = "debugWire data register"]
pub mod dwdr;
#[doc = "General purpose register 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [gpior0](gpior0) module"]
pub type GPIOR0 = crate::Reg<u8, _GPIOR0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _GPIOR0;
#[doc = "`read()` method returns [gpior0::R](gpior0::R) reader structure"]
impl crate::Readable for GPIOR0 {}
#[doc = "`write(|w| ..)` method takes [gpior0::W](gpior0::W) writer structure"]
impl crate::Writable for GPIOR0 {}
#[doc = "General purpose register 0"]
pub mod gpior0;
#[doc = "General Purpose register 1\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [gpior1](gpior1) module"]
pub type GPIOR1 = crate::Reg<u8, _GPIOR1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _GPIOR1;
#[doc = "`read()` method returns [gpior1::R](gpior1::R) reader structure"]
impl crate::Readable for GPIOR1 {}
#[doc = "`write(|w| ..)` method takes [gpior1::W](gpior1::W) writer structure"]
impl crate::Writable for GPIOR1 {}
#[doc = "General Purpose register 1"]
pub mod gpior1;
#[doc = "General Purpose IO register 2\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [gpior2](gpior2) module"]
pub type GPIOR2 = crate::Reg<u8, _GPIOR2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _GPIOR2;
#[doc = "`read()` method returns [gpior2::R](gpior2::R) reader structure"]
impl crate::Readable for GPIOR2 {}
#[doc = "`write(|w| ..)` method takes [gpior2::W](gpior2::W) writer structure"]
impl crate::Writable for GPIOR2 {}
#[doc = "General Purpose IO register 2"]
pub mod gpior2;
#[doc = "MCU Control Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [mcucr](mcucr) module"]
pub type MCUCR = crate::Reg<u8, _MCUCR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _MCUCR;
#[doc = "`read()` method returns [mcucr::R](mcucr::R) reader structure"]
impl crate::Readable for MCUCR {}
#[doc = "`write(|w| ..)` method takes [mcucr::W](mcucr::W) writer structure"]
impl crate::Writable for MCUCR {}
#[doc = "MCU Control Register"]
pub mod mcucr;
#[doc = "MCU Status register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [mcusr](mcusr) module"]
pub type MCUSR = crate::Reg<u8, _MCUSR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _MCUSR;
#[doc = "`read()` method returns [mcusr::R](mcusr::R) reader structure"]
impl crate::Readable for MCUSR {}
#[doc = "`write(|w| ..)` method takes [mcusr::W](mcusr::W) writer structure"]
impl crate::Writable for MCUSR {}
#[doc = "MCU Status register"]
pub mod mcusr;
#[doc = "Oscillator Calibration Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [osccal](osccal) module"]
pub type OSCCAL = crate::Reg<u8, _OSCCAL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _OSCCAL;
#[doc = "`read()` method returns [osccal::R](osccal::R) reader structure"]
impl crate::Readable for OSCCAL {}
#[doc = "`write(|w| ..)` method takes [osccal::W](osccal::W) writer structure"]
impl crate::Writable for OSCCAL {}
#[doc = "Oscillator Calibration Register"]
pub mod osccal;
#[doc = "PLL Control and status register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [pllcsr](pllcsr) module"]
pub type PLLCSR = crate::Reg<u8, _PLLCSR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _PLLCSR;
#[doc = "`read()` method returns [pllcsr::R](pllcsr::R) reader structure"]
impl crate::Readable for PLLCSR {}
#[doc = "`write(|w| ..)` method takes [pllcsr::W](pllcsr::W) writer structure"]
impl crate::Writable for PLLCSR {}
#[doc = "PLL Control and status register"]
pub mod pllcsr;
#[doc = "Power Reduction Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [prr](prr) module"]
pub type PRR = crate::Reg<u8, _PRR>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _PRR;
#[doc = "`read()` method returns [prr::R](prr::R) reader structure"]
impl crate::Readable for PRR {}
#[doc = "`write(|w| ..)` method takes [prr::W](prr::W) writer structure"]
impl crate::Writable for PRR {}
#[doc = "Power Reduction Register"]
pub mod prr;