Module atsamv71q20::isi::isi_cfg1
source · [−]Expand description
ISI Configuration 1 Register
Structs
Field CRC_SYNC reader - Embedded Synchronization Correction
Field CRC_SYNC writer - Embedded Synchronization Correction
Field DISCR reader - Disable Codec Request
Field DISCR writer - Disable Codec Request
Field EMB_SYNC reader - Embedded Synchronization
Field EMB_SYNC writer - Embedded Synchronization
Field FRATE reader - Frame Rate [0..7]
Field FRATE writer - Frame Rate [0..7]
Field FULL reader - Full Mode is Allowed
Field FULL writer - Full Mode is Allowed
Field GRAYLE reader - Grayscale Little Endian
Field GRAYLE writer - Grayscale Little Endian
Field HSYNC_POL reader - Horizontal Synchronization Polarity
Field HSYNC_POL writer - Horizontal Synchronization Polarity
ISI Configuration 1 Register
Field PIXCLK_POL reader - Pixel Clock Polarity
Field PIXCLK_POL writer - Pixel Clock Polarity
Register ISI_CFG1 reader
Field SFD reader - Start of Frame Delay
Field SFD writer - Start of Frame Delay
Field SLD reader - Start of Line Delay
Field SLD writer - Start of Line Delay
Field THMASK reader - Threshold Mask
Field THMASK writer - Threshold Mask
Field VSYNC_POL reader - Vertical Synchronization Polarity
Field VSYNC_POL writer - Vertical Synchronization Polarity
Register ISI_CFG1 writer
Enums
Threshold Mask