1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200
#[doc = r"Value read from the register"] pub struct R { bits: u32, } #[doc = r"Value to write to the register"] pub struct W { bits: u32, } impl super::ISI_DMA_P_CTRL { #[doc = r"Modifies the contents of the register"] #[inline(always)] pub fn modify<F>(&self, f: F) where for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W, { let bits = self.register.get(); self.register.set(f(&R { bits }, &mut W { bits }).bits); } #[doc = r"Reads the contents of the register"] #[inline(always)] pub fn read(&self) -> R { R { bits: self.register.get(), } } #[doc = r"Writes to the register"] #[inline(always)] pub fn write<F>(&self, f: F) where F: FnOnce(&mut W) -> &mut W, { self.register.set( f(&mut W { bits: Self::reset_value(), }) .bits, ); } #[doc = r"Reset value of the register"] #[inline(always)] pub const fn reset_value() -> u32 { 0 } #[doc = r"Writes the reset value to the register"] #[inline(always)] pub fn reset(&self) { self.register.set(Self::reset_value()) } } #[doc = r"Reader of the field"] pub type P_FETCH_R = crate::FR<bool, bool>; #[doc = r"Proxy"] pub struct _P_FETCHW<'a> { w: &'a mut W, } impl<'a> _P_FETCHW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = r"Reader of the field"] pub type P_WB_R = crate::FR<bool, bool>; #[doc = r"Proxy"] pub struct _P_WBW<'a> { w: &'a mut W, } impl<'a> _P_WBW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = r"Reader of the field"] pub type P_IEN_R = crate::FR<bool, bool>; #[doc = r"Proxy"] pub struct _P_IENW<'a> { w: &'a mut W, } impl<'a> _P_IENW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = r"Reader of the field"] pub type P_DONE_R = crate::FR<bool, bool>; #[doc = r"Proxy"] pub struct _P_DONEW<'a> { w: &'a mut W, } impl<'a> _P_DONEW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } impl R { #[doc = r"Value of the register as raw bits"] #[inline(always)] pub fn bits(&self) -> u32 { self.bits } #[doc = "Bit 0 - Descriptor Fetch Control Bit"] #[inline(always)] pub fn p_fetch(&self) -> P_FETCH_R { P_FETCH_R::new((self.bits() & 0x01) != 0) } #[doc = "Bit 1 - Descriptor Writeback Control Bit"] #[inline(always)] pub fn p_wb(&self) -> P_WB_R { P_WB_R::new(((self.bits() >> 1) & 0x01) != 0) } #[doc = "Bit 2 - Transfer Done Flag Control"] #[inline(always)] pub fn p_ien(&self) -> P_IEN_R { P_IEN_R::new(((self.bits() >> 2) & 0x01) != 0) } #[doc = "Bit 3 - Preview Transfer Done"] #[inline(always)] pub fn p_done(&self) -> P_DONE_R { P_DONE_R::new(((self.bits() >> 3) & 0x01) != 0) } } impl W { #[doc = r"Writes raw bits to the register"] #[inline(always)] pub unsafe fn bits(&mut self, bits: u32) -> &mut Self { self.bits = bits; self } #[doc = "Bit 0 - Descriptor Fetch Control Bit"] #[inline(always)] pub fn p_fetch(&mut self) -> _P_FETCHW { _P_FETCHW { w: self } } #[doc = "Bit 1 - Descriptor Writeback Control Bit"] #[inline(always)] pub fn p_wb(&mut self) -> _P_WBW { _P_WBW { w: self } } #[doc = "Bit 2 - Transfer Done Flag Control"] #[inline(always)] pub fn p_ien(&mut self) -> _P_IENW { _P_IENW { w: self } } #[doc = "Bit 3 - Preview Transfer Done"] #[inline(always)] pub fn p_done(&mut self) -> _P_DONEW { _P_DONEW { w: self } } }