1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253
#[doc = r"Value read from the register"] pub struct R { bits: u32, } #[doc = r"Value to write to the register"] pub struct W { bits: u32, } impl super::USBHS_HSTCTRL { #[doc = r"Modifies the contents of the register"] #[inline(always)] pub fn modify<F>(&self, f: F) where for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W, { let bits = self.register.get(); self.register.set(f(&R { bits }, &mut W { bits }).bits); } #[doc = r"Reads the contents of the register"] #[inline(always)] pub fn read(&self) -> R { R { bits: self.register.get(), } } #[doc = r"Writes to the register"] #[inline(always)] pub fn write<F>(&self, f: F) where F: FnOnce(&mut W) -> &mut W, { self.register.set( f(&mut W { bits: Self::reset_value(), }) .bits, ); } #[doc = r"Reset value of the register"] #[inline(always)] pub const fn reset_value() -> u32 { 0 } #[doc = r"Writes the reset value to the register"] #[inline(always)] pub fn reset(&self) { self.register.set(Self::reset_value()) } } #[doc = r"Reader of the field"] pub type SOFE_R = crate::FR<bool, bool>; #[doc = r"Proxy"] pub struct _SOFEW<'a> { w: &'a mut W, } impl<'a> _SOFEW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = r"Reader of the field"] pub type RESET_R = crate::FR<bool, bool>; #[doc = r"Proxy"] pub struct _RESETW<'a> { w: &'a mut W, } impl<'a> _RESETW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9); self.w } } #[doc = r"Reader of the field"] pub type RESUME_R = crate::FR<bool, bool>; #[doc = r"Proxy"] pub struct _RESUMEW<'a> { w: &'a mut W, } impl<'a> _RESUMEW<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10); self.w } } #[doc = "Possible values of the field `SPDCONF`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum SPDCONFR { #[doc = "The host starts in Full-speed mode and performs a high-speed reset to switch to High-speed mode if the downstream peripheral is high-speed capable."] NORMAL, #[doc = "For a better consumption, if high speed is not needed."] LOW_POWER, } impl crate::ToBits<u8> for SPDCONFR { #[inline(always)] fn _bits(&self) -> u8 { match *self { SPDCONFR::NORMAL => 0, SPDCONFR::LOW_POWER => 1, } } } #[doc = r"Reader of the field"] pub type SPDCONF_R = crate::FR<u8, SPDCONFR>; impl SPDCONF_R { #[doc = "Checks if the value of the field is `NORMAL`"] #[inline(always)] pub fn is_normal(&self) -> bool { *self == SPDCONFR::NORMAL } #[doc = "Checks if the value of the field is `LOW_POWER`"] #[inline(always)] pub fn is_low_power(&self) -> bool { *self == SPDCONFR::LOW_POWER } } #[doc = "Values that can be written to the field `SPDCONF`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum SPDCONFW { #[doc = "The host starts in Full-speed mode and performs a high-speed reset to switch to High-speed mode if the downstream peripheral is high-speed capable."] NORMAL, #[doc = "For a better consumption, if high speed is not needed."] LOW_POWER, } impl SPDCONFW { #[allow(missing_docs)] #[doc(hidden)] #[inline(always)] pub fn _bits(&self) -> u8 { match *self { SPDCONFW::NORMAL => 0, SPDCONFW::LOW_POWER => 1, } } } #[doc = r"Proxy"] pub struct _SPDCONFW<'a> { w: &'a mut W, } impl<'a> _SPDCONFW<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SPDCONFW) -> &'a mut W { unsafe { self.bits(variant._bits()) } } #[doc = "The host starts in Full-speed mode and performs a high-speed reset to switch to High-speed mode if the downstream peripheral is high-speed capable."] #[inline(always)] pub fn normal(self) -> &'a mut W { self.variant(SPDCONFW::NORMAL) } #[doc = "For a better consumption, if high speed is not needed."] #[inline(always)] pub fn low_power(self) -> &'a mut W { self.variant(SPDCONFW::LOW_POWER) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 12)) | (((value as u32) & 0x03) << 12); self.w } } impl R { #[doc = r"Value of the register as raw bits"] #[inline(always)] pub fn bits(&self) -> u32 { self.bits } #[doc = "Bit 8 - Start of Frame Generation Enable"] #[inline(always)] pub fn sofe(&self) -> SOFE_R { SOFE_R::new(((self.bits() >> 8) & 0x01) != 0) } #[doc = "Bit 9 - Send USB Reset"] #[inline(always)] pub fn reset(&self) -> RESET_R { RESET_R::new(((self.bits() >> 9) & 0x01) != 0) } #[doc = "Bit 10 - Send USB Resume"] #[inline(always)] pub fn resume(&self) -> RESUME_R { RESUME_R::new(((self.bits() >> 10) & 0x01) != 0) } #[doc = "Bits 12:13 - Mode Configuration"] #[inline(always)] pub fn spdconf(&self) -> SPDCONF_R { SPDCONF_R::new(((self.bits() >> 12) & 0x03) as u8) } } impl W { #[doc = r"Writes raw bits to the register"] #[inline(always)] pub unsafe fn bits(&mut self, bits: u32) -> &mut Self { self.bits = bits; self } #[doc = "Bit 8 - Start of Frame Generation Enable"] #[inline(always)] pub fn sofe(&mut self) -> _SOFEW { _SOFEW { w: self } } #[doc = "Bit 9 - Send USB Reset"] #[inline(always)] pub fn reset(&mut self) -> _RESETW { _RESETW { w: self } } #[doc = "Bit 10 - Send USB Resume"] #[inline(always)] pub fn resume(&mut self) -> _RESUMEW { _RESUMEW { w: self } } #[doc = "Bits 12:13 - Mode Configuration"] #[inline(always)] pub fn spdconf(&mut self) -> _SPDCONFW { _SPDCONFW { w: self } } }