1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186
#[doc = "Reader of register SMC_OCMS"] pub type R = crate::R<u32, super::SMC_OCMS>; #[doc = "Writer for register SMC_OCMS"] pub type W = crate::W<u32, super::SMC_OCMS>; #[doc = "Register SMC_OCMS `reset()`'s with value 0"] impl crate::ResetValue for super::SMC_OCMS { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `SMSE`"] pub type SMSE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SMSE`"] pub struct SMSE_W<'a> { w: &'a mut W, } impl<'a> SMSE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `CS0SE`"] pub type CS0SE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CS0SE`"] pub struct CS0SE_W<'a> { w: &'a mut W, } impl<'a> CS0SE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "Reader of field `CS1SE`"] pub type CS1SE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CS1SE`"] pub struct CS1SE_W<'a> { w: &'a mut W, } impl<'a> CS1SE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9); self.w } } #[doc = "Reader of field `CS2SE`"] pub type CS2SE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CS2SE`"] pub struct CS2SE_W<'a> { w: &'a mut W, } impl<'a> CS2SE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10); self.w } } #[doc = "Reader of field `CS3SE`"] pub type CS3SE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CS3SE`"] pub struct CS3SE_W<'a> { w: &'a mut W, } impl<'a> CS3SE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 11)) | (((value as u32) & 0x01) << 11); self.w } } impl R { #[doc = "Bit 0 - Static Memory Controller Scrambling Enable"] #[inline(always)] pub fn smse(&self) -> SMSE_R { SMSE_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 8 - Chip Select (x = 0 to 3) Scrambling Enable"] #[inline(always)] pub fn cs0se(&self) -> CS0SE_R { CS0SE_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 9 - Chip Select (x = 0 to 3) Scrambling Enable"] #[inline(always)] pub fn cs1se(&self) -> CS1SE_R { CS1SE_R::new(((self.bits >> 9) & 0x01) != 0) } #[doc = "Bit 10 - Chip Select (x = 0 to 3) Scrambling Enable"] #[inline(always)] pub fn cs2se(&self) -> CS2SE_R { CS2SE_R::new(((self.bits >> 10) & 0x01) != 0) } #[doc = "Bit 11 - Chip Select (x = 0 to 3) Scrambling Enable"] #[inline(always)] pub fn cs3se(&self) -> CS3SE_R { CS3SE_R::new(((self.bits >> 11) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - Static Memory Controller Scrambling Enable"] #[inline(always)] pub fn smse(&mut self) -> SMSE_W { SMSE_W { w: self } } #[doc = "Bit 8 - Chip Select (x = 0 to 3) Scrambling Enable"] #[inline(always)] pub fn cs0se(&mut self) -> CS0SE_W { CS0SE_W { w: self } } #[doc = "Bit 9 - Chip Select (x = 0 to 3) Scrambling Enable"] #[inline(always)] pub fn cs1se(&mut self) -> CS1SE_W { CS1SE_W { w: self } } #[doc = "Bit 10 - Chip Select (x = 0 to 3) Scrambling Enable"] #[inline(always)] pub fn cs2se(&mut self) -> CS2SE_W { CS2SE_W { w: self } } #[doc = "Bit 11 - Chip Select (x = 0 to 3) Scrambling Enable"] #[inline(always)] pub fn cs3se(&mut self) -> CS3SE_W { CS3SE_W { w: self } } }