1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197
#[doc = "Reader of register DBTP"] pub type R = crate::R<u32, super::DBTP>; #[doc = "Writer for register DBTP"] pub type W = crate::W<u32, super::DBTP>; #[doc = "Register DBTP `reset()`'s with value 0"] impl crate::ResetValue for super::DBTP { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `DSJW`"] pub type DSJW_R = crate::R<u8, u8>; #[doc = "Write proxy for field `DSJW`"] pub struct DSJW_W<'a> { w: &'a mut W, } impl<'a> DSJW_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x07) | ((value as u32) & 0x07); self.w } } #[doc = "Reader of field `DTSEG2`"] pub type DTSEG2_R = crate::R<u8, u8>; #[doc = "Write proxy for field `DTSEG2`"] pub struct DTSEG2_W<'a> { w: &'a mut W, } impl<'a> DTSEG2_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 4)) | (((value as u32) & 0x0f) << 4); self.w } } #[doc = "Reader of field `DTSEG1`"] pub type DTSEG1_R = crate::R<u8, u8>; #[doc = "Write proxy for field `DTSEG1`"] pub struct DTSEG1_W<'a> { w: &'a mut W, } impl<'a> DTSEG1_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x1f << 8)) | (((value as u32) & 0x1f) << 8); self.w } } #[doc = "Reader of field `DBRP`"] pub type DBRP_R = crate::R<u8, u8>; #[doc = "Write proxy for field `DBRP`"] pub struct DBRP_W<'a> { w: &'a mut W, } impl<'a> DBRP_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x1f << 16)) | (((value as u32) & 0x1f) << 16); self.w } } #[doc = "Transmitter Delay Compensation\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum TDC_A { #[doc = "0: Transmitter Delay Compensation disabled."] DISABLED = 0, #[doc = "1: Transmitter Delay Compensation enabled."] ENABLED = 1, } impl From<TDC_A> for bool { #[inline(always)] fn from(variant: TDC_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `TDC`"] pub type TDC_R = crate::R<bool, TDC_A>; impl TDC_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> TDC_A { match self.bits { false => TDC_A::DISABLED, true => TDC_A::ENABLED, } } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == TDC_A::DISABLED } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == TDC_A::ENABLED } } #[doc = "Write proxy for field `TDC`"] pub struct TDC_W<'a> { w: &'a mut W, } impl<'a> TDC_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TDC_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Transmitter Delay Compensation disabled."] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(TDC_A::DISABLED) } #[doc = "Transmitter Delay Compensation enabled."] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(TDC_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 23)) | (((value as u32) & 0x01) << 23); self.w } } impl R { #[doc = "Bits 0:2 - Data (Re) Synchronization Jump Width"] #[inline(always)] pub fn dsjw(&self) -> DSJW_R { DSJW_R::new((self.bits & 0x07) as u8) } #[doc = "Bits 4:7 - Data Time Segment After Sample Point"] #[inline(always)] pub fn dtseg2(&self) -> DTSEG2_R { DTSEG2_R::new(((self.bits >> 4) & 0x0f) as u8) } #[doc = "Bits 8:12 - Data Time Segment Before Sample Point"] #[inline(always)] pub fn dtseg1(&self) -> DTSEG1_R { DTSEG1_R::new(((self.bits >> 8) & 0x1f) as u8) } #[doc = "Bits 16:20 - Data Bit Rate Prescaler"] #[inline(always)] pub fn dbrp(&self) -> DBRP_R { DBRP_R::new(((self.bits >> 16) & 0x1f) as u8) } #[doc = "Bit 23 - Transmitter Delay Compensation"] #[inline(always)] pub fn tdc(&self) -> TDC_R { TDC_R::new(((self.bits >> 23) & 0x01) != 0) } } impl W { #[doc = "Bits 0:2 - Data (Re) Synchronization Jump Width"] #[inline(always)] pub fn dsjw(&mut self) -> DSJW_W { DSJW_W { w: self } } #[doc = "Bits 4:7 - Data Time Segment After Sample Point"] #[inline(always)] pub fn dtseg2(&mut self) -> DTSEG2_W { DTSEG2_W { w: self } } #[doc = "Bits 8:12 - Data Time Segment Before Sample Point"] #[inline(always)] pub fn dtseg1(&mut self) -> DTSEG1_W { DTSEG1_W { w: self } } #[doc = "Bits 16:20 - Data Bit Rate Prescaler"] #[inline(always)] pub fn dbrp(&mut self) -> DBRP_W { DBRP_W { w: self } } #[doc = "Bit 23 - Transmitter Delay Compensation"] #[inline(always)] pub fn tdc(&mut self) -> TDC_W { TDC_W { w: self } } }