1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112

#[doc = "Register `RXF1S` reader"]
pub type R = crate::R<RXF1S_SPEC>;
#[doc = "Field `F1FL` reader - Rx FIFO 1 Fill Level"]
pub type F1FL_R = crate::FieldReader;
#[doc = "Field `F1GI` reader - Rx FIFO 1 Get Index"]
pub type F1GI_R = crate::FieldReader;
#[doc = "Field `F1PI` reader - Rx FIFO 1 Put Index"]
pub type F1PI_R = crate::FieldReader;
#[doc = "Field `F1F` reader - Rx FIFO 1 Full"]
pub type F1F_R = crate::BitReader;
#[doc = "Field `RF1L` reader - Rx FIFO 1 Message Lost"]
pub type RF1L_R = crate::BitReader;
#[doc = "Field `DMS` reader - Debug Message Status"]
pub type DMS_R = crate::FieldReader<DMSSELECT_A>;
#[doc = "Debug Message Status\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum DMSSELECT_A {
    #[doc = "0: Idle state"]
    IDLE = 0,
    #[doc = "1: Debug message A received"]
    DBGA = 1,
    #[doc = "2: Debug message A/B received"]
    DBGB = 2,
    #[doc = "3: Debug message A/B/C received, DMA request set"]
    DBGC = 3,
}
impl From<DMSSELECT_A> for u8 {
    #[inline(always)]
    fn from(variant: DMSSELECT_A) -> Self {
        variant as _
    }
}
impl crate::FieldSpec for DMSSELECT_A {
    type Ux = u8;
}
impl DMS_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> DMSSELECT_A {
        match self.bits {
            0 => DMSSELECT_A::IDLE,
            1 => DMSSELECT_A::DBGA,
            2 => DMSSELECT_A::DBGB,
            3 => DMSSELECT_A::DBGC,
            _ => unreachable!(),
        }
    }
    #[doc = "Idle state"]
    #[inline(always)]
    pub fn is_idle(&self) -> bool {
        *self == DMSSELECT_A::IDLE
    }
    #[doc = "Debug message A received"]
    #[inline(always)]
    pub fn is_dbga(&self) -> bool {
        *self == DMSSELECT_A::DBGA
    }
    #[doc = "Debug message A/B received"]
    #[inline(always)]
    pub fn is_dbgb(&self) -> bool {
        *self == DMSSELECT_A::DBGB
    }
    #[doc = "Debug message A/B/C received, DMA request set"]
    #[inline(always)]
    pub fn is_dbgc(&self) -> bool {
        *self == DMSSELECT_A::DBGC
    }
}
impl R {
    #[doc = "Bits 0:6 - Rx FIFO 1 Fill Level"]
    #[inline(always)]
    pub fn f1fl(&self) -> F1FL_R {
        F1FL_R::new((self.bits & 0x7f) as u8)
    }
    #[doc = "Bits 8:13 - Rx FIFO 1 Get Index"]
    #[inline(always)]
    pub fn f1gi(&self) -> F1GI_R {
        F1GI_R::new(((self.bits >> 8) & 0x3f) as u8)
    }
    #[doc = "Bits 16:21 - Rx FIFO 1 Put Index"]
    #[inline(always)]
    pub fn f1pi(&self) -> F1PI_R {
        F1PI_R::new(((self.bits >> 16) & 0x3f) as u8)
    }
    #[doc = "Bit 24 - Rx FIFO 1 Full"]
    #[inline(always)]
    pub fn f1f(&self) -> F1F_R {
        F1F_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - Rx FIFO 1 Message Lost"]
    #[inline(always)]
    pub fn rf1l(&self) -> RF1L_R {
        RF1L_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bits 30:31 - Debug Message Status"]
    #[inline(always)]
    pub fn dms(&self) -> DMS_R {
        DMS_R::new(((self.bits >> 30) & 3) as u8)
    }
}
#[doc = "Rx FIFO 1 Status\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`rxf1s::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct RXF1S_SPEC;
impl crate::RegisterSpec for RXF1S_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`rxf1s::R`](R) reader structure"]
impl crate::Readable for RXF1S_SPEC {}
#[doc = "`reset()` method sets RXF1S to value 0"]
impl crate::Resettable for RXF1S_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}