[−][src]Type Definition atsame53n::tcc0::intenset::W
type W = W<u32, INTENSET>;
Writer for register INTENSET
Implementations
impl W
[src]
pub fn ovf(&mut self) -> OVF_W<'_>
[src]
Bit 0 - Overflow Interrupt Enable
pub fn trg(&mut self) -> TRG_W<'_>
[src]
Bit 1 - Retrigger Interrupt Enable
pub fn cnt(&mut self) -> CNT_W<'_>
[src]
Bit 2 - Counter Interrupt Enable
pub fn err(&mut self) -> ERR_W<'_>
[src]
Bit 3 - Error Interrupt Enable
pub fn ufs(&mut self) -> UFS_W<'_>
[src]
Bit 10 - Non-Recoverable Update Fault Interrupt Enable
pub fn dfs(&mut self) -> DFS_W<'_>
[src]
Bit 11 - Non-Recoverable Debug Fault Interrupt Enable
pub fn faulta(&mut self) -> FAULTA_W<'_>
[src]
Bit 12 - Recoverable Fault A Interrupt Enable
pub fn faultb(&mut self) -> FAULTB_W<'_>
[src]
Bit 13 - Recoverable Fault B Interrupt Enable
pub fn fault0(&mut self) -> FAULT0_W<'_>
[src]
Bit 14 - Non-Recoverable Fault 0 Interrupt Enable
pub fn fault1(&mut self) -> FAULT1_W<'_>
[src]
Bit 15 - Non-Recoverable Fault 1 Interrupt Enable
pub fn mc0(&mut self) -> MC0_W<'_>
[src]
Bit 16 - Match or Capture Channel 0 Interrupt Enable
pub fn mc1(&mut self) -> MC1_W<'_>
[src]
Bit 17 - Match or Capture Channel 1 Interrupt Enable
pub fn mc2(&mut self) -> MC2_W<'_>
[src]
Bit 18 - Match or Capture Channel 2 Interrupt Enable
pub fn mc3(&mut self) -> MC3_W<'_>
[src]
Bit 19 - Match or Capture Channel 3 Interrupt Enable
pub fn mc4(&mut self) -> MC4_W<'_>
[src]
Bit 20 - Match or Capture Channel 4 Interrupt Enable
pub fn mc5(&mut self) -> MC5_W<'_>
[src]
Bit 21 - Match or Capture Channel 5 Interrupt Enable