1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036
#[doc = "Reader of register ILS"] pub type R = crate::R<u32, super::ILS>; #[doc = "Writer for register ILS"] pub type W = crate::W<u32, super::ILS>; #[doc = "Register ILS `reset()`'s with value 0"] impl crate::ResetValue for super::ILS { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `RF0NL`"] pub type RF0NL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RF0NL`"] pub struct RF0NL_W<'a> { w: &'a mut W, } impl<'a> RF0NL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `RF0WL`"] pub type RF0WL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RF0WL`"] pub struct RF0WL_W<'a> { w: &'a mut W, } impl<'a> RF0WL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `RF0FL`"] pub type RF0FL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RF0FL`"] pub struct RF0FL_W<'a> { w: &'a mut W, } impl<'a> RF0FL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2); self.w } } #[doc = "Reader of field `RF0LL`"] pub type RF0LL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RF0LL`"] pub struct RF0LL_W<'a> { w: &'a mut W, } impl<'a> RF0LL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } #[doc = "Reader of field `RF1NL`"] pub type RF1NL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RF1NL`"] pub struct RF1NL_W<'a> { w: &'a mut W, } impl<'a> RF1NL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } #[doc = "Reader of field `RF1WL`"] pub type RF1WL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RF1WL`"] pub struct RF1WL_W<'a> { w: &'a mut W, } impl<'a> RF1WL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "Reader of field `RF1FL`"] pub type RF1FL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RF1FL`"] pub struct RF1FL_W<'a> { w: &'a mut W, } impl<'a> RF1FL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u32) & 0x01) << 6); self.w } } #[doc = "Reader of field `RF1LL`"] pub type RF1LL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `RF1LL`"] pub struct RF1LL_W<'a> { w: &'a mut W, } impl<'a> RF1LL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7); self.w } } #[doc = "Reader of field `HPML`"] pub type HPML_R = crate::R<bool, bool>; #[doc = "Write proxy for field `HPML`"] pub struct HPML_W<'a> { w: &'a mut W, } impl<'a> HPML_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "Reader of field `TCL`"] pub type TCL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TCL`"] pub struct TCL_W<'a> { w: &'a mut W, } impl<'a> TCL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9); self.w } } #[doc = "Reader of field `TCFL`"] pub type TCFL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TCFL`"] pub struct TCFL_W<'a> { w: &'a mut W, } impl<'a> TCFL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10); self.w } } #[doc = "Reader of field `TFEL`"] pub type TFEL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TFEL`"] pub struct TFEL_W<'a> { w: &'a mut W, } impl<'a> TFEL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 11)) | (((value as u32) & 0x01) << 11); self.w } } #[doc = "Reader of field `TEFNL`"] pub type TEFNL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TEFNL`"] pub struct TEFNL_W<'a> { w: &'a mut W, } impl<'a> TEFNL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 12)) | (((value as u32) & 0x01) << 12); self.w } } #[doc = "Reader of field `TEFWL`"] pub type TEFWL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TEFWL`"] pub struct TEFWL_W<'a> { w: &'a mut W, } impl<'a> TEFWL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 13)) | (((value as u32) & 0x01) << 13); self.w } } #[doc = "Reader of field `TEFFL`"] pub type TEFFL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TEFFL`"] pub struct TEFFL_W<'a> { w: &'a mut W, } impl<'a> TEFFL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 14)) | (((value as u32) & 0x01) << 14); self.w } } #[doc = "Reader of field `TEFLL`"] pub type TEFLL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TEFLL`"] pub struct TEFLL_W<'a> { w: &'a mut W, } impl<'a> TEFLL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 15)) | (((value as u32) & 0x01) << 15); self.w } } #[doc = "Reader of field `TSWL`"] pub type TSWL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TSWL`"] pub struct TSWL_W<'a> { w: &'a mut W, } impl<'a> TSWL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16); self.w } } #[doc = "Reader of field `MRAFL`"] pub type MRAFL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `MRAFL`"] pub struct MRAFL_W<'a> { w: &'a mut W, } impl<'a> MRAFL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 17)) | (((value as u32) & 0x01) << 17); self.w } } #[doc = "Reader of field `TOOL`"] pub type TOOL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TOOL`"] pub struct TOOL_W<'a> { w: &'a mut W, } impl<'a> TOOL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 18)) | (((value as u32) & 0x01) << 18); self.w } } #[doc = "Reader of field `DRXL`"] pub type DRXL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `DRXL`"] pub struct DRXL_W<'a> { w: &'a mut W, } impl<'a> DRXL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 19)) | (((value as u32) & 0x01) << 19); self.w } } #[doc = "Reader of field `BECL`"] pub type BECL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `BECL`"] pub struct BECL_W<'a> { w: &'a mut W, } impl<'a> BECL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 20)) | (((value as u32) & 0x01) << 20); self.w } } #[doc = "Reader of field `BEUL`"] pub type BEUL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `BEUL`"] pub struct BEUL_W<'a> { w: &'a mut W, } impl<'a> BEUL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 21)) | (((value as u32) & 0x01) << 21); self.w } } #[doc = "Reader of field `ELOL`"] pub type ELOL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ELOL`"] pub struct ELOL_W<'a> { w: &'a mut W, } impl<'a> ELOL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 22)) | (((value as u32) & 0x01) << 22); self.w } } #[doc = "Reader of field `EPL`"] pub type EPL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EPL`"] pub struct EPL_W<'a> { w: &'a mut W, } impl<'a> EPL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 23)) | (((value as u32) & 0x01) << 23); self.w } } #[doc = "Reader of field `EWL`"] pub type EWL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EWL`"] pub struct EWL_W<'a> { w: &'a mut W, } impl<'a> EWL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 24)) | (((value as u32) & 0x01) << 24); self.w } } #[doc = "Reader of field `BOL`"] pub type BOL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `BOL`"] pub struct BOL_W<'a> { w: &'a mut W, } impl<'a> BOL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 25)) | (((value as u32) & 0x01) << 25); self.w } } #[doc = "Reader of field `WDIL`"] pub type WDIL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `WDIL`"] pub struct WDIL_W<'a> { w: &'a mut W, } impl<'a> WDIL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 26)) | (((value as u32) & 0x01) << 26); self.w } } #[doc = "Reader of field `PEAL`"] pub type PEAL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `PEAL`"] pub struct PEAL_W<'a> { w: &'a mut W, } impl<'a> PEAL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 27)) | (((value as u32) & 0x01) << 27); self.w } } #[doc = "Reader of field `PEDL`"] pub type PEDL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `PEDL`"] pub struct PEDL_W<'a> { w: &'a mut W, } impl<'a> PEDL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 28)) | (((value as u32) & 0x01) << 28); self.w } } #[doc = "Reader of field `ARAL`"] pub type ARAL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ARAL`"] pub struct ARAL_W<'a> { w: &'a mut W, } impl<'a> ARAL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 29)) | (((value as u32) & 0x01) << 29); self.w } } impl R { #[doc = "Bit 0 - Rx FIFO 0 New Message Interrupt Line"] #[inline(always)] pub fn rf0nl(&self) -> RF0NL_R { RF0NL_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - Rx FIFO 0 Watermark Reached Interrupt Line"] #[inline(always)] pub fn rf0wl(&self) -> RF0WL_R { RF0WL_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 2 - Rx FIFO 0 Full Interrupt Line"] #[inline(always)] pub fn rf0fl(&self) -> RF0FL_R { RF0FL_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 3 - Rx FIFO 0 Message Lost Interrupt Line"] #[inline(always)] pub fn rf0ll(&self) -> RF0LL_R { RF0LL_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 4 - Rx FIFO 1 New Message Interrupt Line"] #[inline(always)] pub fn rf1nl(&self) -> RF1NL_R { RF1NL_R::new(((self.bits >> 4) & 0x01) != 0) } #[doc = "Bit 5 - Rx FIFO 1 Watermark Reached Interrupt Line"] #[inline(always)] pub fn rf1wl(&self) -> RF1WL_R { RF1WL_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bit 6 - Rx FIFO 1 FIFO Full Interrupt Line"] #[inline(always)] pub fn rf1fl(&self) -> RF1FL_R { RF1FL_R::new(((self.bits >> 6) & 0x01) != 0) } #[doc = "Bit 7 - Rx FIFO 1 Message Lost Interrupt Line"] #[inline(always)] pub fn rf1ll(&self) -> RF1LL_R { RF1LL_R::new(((self.bits >> 7) & 0x01) != 0) } #[doc = "Bit 8 - High Priority Message Interrupt Line"] #[inline(always)] pub fn hpml(&self) -> HPML_R { HPML_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 9 - Timestamp Completed Interrupt Line"] #[inline(always)] pub fn tcl(&self) -> TCL_R { TCL_R::new(((self.bits >> 9) & 0x01) != 0) } #[doc = "Bit 10 - Transmission Cancellation Finished Interrupt Line"] #[inline(always)] pub fn tcfl(&self) -> TCFL_R { TCFL_R::new(((self.bits >> 10) & 0x01) != 0) } #[doc = "Bit 11 - Tx FIFO Empty Interrupt Line"] #[inline(always)] pub fn tfel(&self) -> TFEL_R { TFEL_R::new(((self.bits >> 11) & 0x01) != 0) } #[doc = "Bit 12 - Tx Event FIFO New Entry Interrupt Line"] #[inline(always)] pub fn tefnl(&self) -> TEFNL_R { TEFNL_R::new(((self.bits >> 12) & 0x01) != 0) } #[doc = "Bit 13 - Tx Event FIFO Watermark Reached Interrupt Line"] #[inline(always)] pub fn tefwl(&self) -> TEFWL_R { TEFWL_R::new(((self.bits >> 13) & 0x01) != 0) } #[doc = "Bit 14 - Tx Event FIFO Full Interrupt Line"] #[inline(always)] pub fn teffl(&self) -> TEFFL_R { TEFFL_R::new(((self.bits >> 14) & 0x01) != 0) } #[doc = "Bit 15 - Tx Event FIFO Element Lost Interrupt Line"] #[inline(always)] pub fn tefll(&self) -> TEFLL_R { TEFLL_R::new(((self.bits >> 15) & 0x01) != 0) } #[doc = "Bit 16 - Timestamp Wraparound Interrupt Line"] #[inline(always)] pub fn tswl(&self) -> TSWL_R { TSWL_R::new(((self.bits >> 16) & 0x01) != 0) } #[doc = "Bit 17 - Message RAM Access Failure Interrupt Line"] #[inline(always)] pub fn mrafl(&self) -> MRAFL_R { MRAFL_R::new(((self.bits >> 17) & 0x01) != 0) } #[doc = "Bit 18 - Timeout Occurred Interrupt Line"] #[inline(always)] pub fn tool(&self) -> TOOL_R { TOOL_R::new(((self.bits >> 18) & 0x01) != 0) } #[doc = "Bit 19 - Message stored to Dedicated Rx Buffer Interrupt Line"] #[inline(always)] pub fn drxl(&self) -> DRXL_R { DRXL_R::new(((self.bits >> 19) & 0x01) != 0) } #[doc = "Bit 20 - Bit Error Corrected Interrupt Line"] #[inline(always)] pub fn becl(&self) -> BECL_R { BECL_R::new(((self.bits >> 20) & 0x01) != 0) } #[doc = "Bit 21 - Bit Error Uncorrected Interrupt Line"] #[inline(always)] pub fn beul(&self) -> BEUL_R { BEUL_R::new(((self.bits >> 21) & 0x01) != 0) } #[doc = "Bit 22 - Error Logging Overflow Interrupt Line"] #[inline(always)] pub fn elol(&self) -> ELOL_R { ELOL_R::new(((self.bits >> 22) & 0x01) != 0) } #[doc = "Bit 23 - Error Passive Interrupt Line"] #[inline(always)] pub fn epl(&self) -> EPL_R { EPL_R::new(((self.bits >> 23) & 0x01) != 0) } #[doc = "Bit 24 - Warning Status Interrupt Line"] #[inline(always)] pub fn ewl(&self) -> EWL_R { EWL_R::new(((self.bits >> 24) & 0x01) != 0) } #[doc = "Bit 25 - Bus_Off Status Interrupt Line"] #[inline(always)] pub fn bol(&self) -> BOL_R { BOL_R::new(((self.bits >> 25) & 0x01) != 0) } #[doc = "Bit 26 - Watchdog Interrupt Interrupt Line"] #[inline(always)] pub fn wdil(&self) -> WDIL_R { WDIL_R::new(((self.bits >> 26) & 0x01) != 0) } #[doc = "Bit 27 - Protocol Error in Arbitration Phase Line"] #[inline(always)] pub fn peal(&self) -> PEAL_R { PEAL_R::new(((self.bits >> 27) & 0x01) != 0) } #[doc = "Bit 28 - Protocol Error in Data Phase Line"] #[inline(always)] pub fn pedl(&self) -> PEDL_R { PEDL_R::new(((self.bits >> 28) & 0x01) != 0) } #[doc = "Bit 29 - Access to Reserved Address Line"] #[inline(always)] pub fn aral(&self) -> ARAL_R { ARAL_R::new(((self.bits >> 29) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - Rx FIFO 0 New Message Interrupt Line"] #[inline(always)] pub fn rf0nl(&mut self) -> RF0NL_W { RF0NL_W { w: self } } #[doc = "Bit 1 - Rx FIFO 0 Watermark Reached Interrupt Line"] #[inline(always)] pub fn rf0wl(&mut self) -> RF0WL_W { RF0WL_W { w: self } } #[doc = "Bit 2 - Rx FIFO 0 Full Interrupt Line"] #[inline(always)] pub fn rf0fl(&mut self) -> RF0FL_W { RF0FL_W { w: self } } #[doc = "Bit 3 - Rx FIFO 0 Message Lost Interrupt Line"] #[inline(always)] pub fn rf0ll(&mut self) -> RF0LL_W { RF0LL_W { w: self } } #[doc = "Bit 4 - Rx FIFO 1 New Message Interrupt Line"] #[inline(always)] pub fn rf1nl(&mut self) -> RF1NL_W { RF1NL_W { w: self } } #[doc = "Bit 5 - Rx FIFO 1 Watermark Reached Interrupt Line"] #[inline(always)] pub fn rf1wl(&mut self) -> RF1WL_W { RF1WL_W { w: self } } #[doc = "Bit 6 - Rx FIFO 1 FIFO Full Interrupt Line"] #[inline(always)] pub fn rf1fl(&mut self) -> RF1FL_W { RF1FL_W { w: self } } #[doc = "Bit 7 - Rx FIFO 1 Message Lost Interrupt Line"] #[inline(always)] pub fn rf1ll(&mut self) -> RF1LL_W { RF1LL_W { w: self } } #[doc = "Bit 8 - High Priority Message Interrupt Line"] #[inline(always)] pub fn hpml(&mut self) -> HPML_W { HPML_W { w: self } } #[doc = "Bit 9 - Timestamp Completed Interrupt Line"] #[inline(always)] pub fn tcl(&mut self) -> TCL_W { TCL_W { w: self } } #[doc = "Bit 10 - Transmission Cancellation Finished Interrupt Line"] #[inline(always)] pub fn tcfl(&mut self) -> TCFL_W { TCFL_W { w: self } } #[doc = "Bit 11 - Tx FIFO Empty Interrupt Line"] #[inline(always)] pub fn tfel(&mut self) -> TFEL_W { TFEL_W { w: self } } #[doc = "Bit 12 - Tx Event FIFO New Entry Interrupt Line"] #[inline(always)] pub fn tefnl(&mut self) -> TEFNL_W { TEFNL_W { w: self } } #[doc = "Bit 13 - Tx Event FIFO Watermark Reached Interrupt Line"] #[inline(always)] pub fn tefwl(&mut self) -> TEFWL_W { TEFWL_W { w: self } } #[doc = "Bit 14 - Tx Event FIFO Full Interrupt Line"] #[inline(always)] pub fn teffl(&mut self) -> TEFFL_W { TEFFL_W { w: self } } #[doc = "Bit 15 - Tx Event FIFO Element Lost Interrupt Line"] #[inline(always)] pub fn tefll(&mut self) -> TEFLL_W { TEFLL_W { w: self } } #[doc = "Bit 16 - Timestamp Wraparound Interrupt Line"] #[inline(always)] pub fn tswl(&mut self) -> TSWL_W { TSWL_W { w: self } } #[doc = "Bit 17 - Message RAM Access Failure Interrupt Line"] #[inline(always)] pub fn mrafl(&mut self) -> MRAFL_W { MRAFL_W { w: self } } #[doc = "Bit 18 - Timeout Occurred Interrupt Line"] #[inline(always)] pub fn tool(&mut self) -> TOOL_W { TOOL_W { w: self } } #[doc = "Bit 19 - Message stored to Dedicated Rx Buffer Interrupt Line"] #[inline(always)] pub fn drxl(&mut self) -> DRXL_W { DRXL_W { w: self } } #[doc = "Bit 20 - Bit Error Corrected Interrupt Line"] #[inline(always)] pub fn becl(&mut self) -> BECL_W { BECL_W { w: self } } #[doc = "Bit 21 - Bit Error Uncorrected Interrupt Line"] #[inline(always)] pub fn beul(&mut self) -> BEUL_W { BEUL_W { w: self } } #[doc = "Bit 22 - Error Logging Overflow Interrupt Line"] #[inline(always)] pub fn elol(&mut self) -> ELOL_W { ELOL_W { w: self } } #[doc = "Bit 23 - Error Passive Interrupt Line"] #[inline(always)] pub fn epl(&mut self) -> EPL_W { EPL_W { w: self } } #[doc = "Bit 24 - Warning Status Interrupt Line"] #[inline(always)] pub fn ewl(&mut self) -> EWL_W { EWL_W { w: self } } #[doc = "Bit 25 - Bus_Off Status Interrupt Line"] #[inline(always)] pub fn bol(&mut self) -> BOL_W { BOL_W { w: self } } #[doc = "Bit 26 - Watchdog Interrupt Interrupt Line"] #[inline(always)] pub fn wdil(&mut self) -> WDIL_W { WDIL_W { w: self } } #[doc = "Bit 27 - Protocol Error in Arbitration Phase Line"] #[inline(always)] pub fn peal(&mut self) -> PEAL_W { PEAL_W { w: self } } #[doc = "Bit 28 - Protocol Error in Data Phase Line"] #[inline(always)] pub fn pedl(&mut self) -> PEDL_W { PEDL_W { w: self } } #[doc = "Bit 29 - Access to Reserved Address Line"] #[inline(always)] pub fn aral(&mut self) -> ARAL_W { ARAL_W { w: self } } }