1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
#[doc = "Reader of register ADDR"] pub type R = crate::R<u32, super::ADDR>; #[doc = "Writer for register ADDR"] pub type W = crate::W<u32, super::ADDR>; #[doc = "Register ADDR `reset()`'s with value 0"] impl crate::ResetValue for super::ADDR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `AMOD`"] pub type AMOD_R = crate::R<u8, u8>; #[doc = "Write proxy for field `AMOD`"] pub struct AMOD_W<'a> { w: &'a mut W, } impl<'a> AMOD_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x03) | ((value as u32) & 0x03); self.w } } #[doc = "Reader of field `ADDR`"] pub type ADDR_R = crate::R<u32, u32>; #[doc = "Write proxy for field `ADDR`"] pub struct ADDR_W<'a> { w: &'a mut W, } impl<'a> ADDR_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u32) -> &'a mut W { self.w.bits = (self.w.bits & !(0x3fff_ffff << 2)) | (((value as u32) & 0x3fff_ffff) << 2); self.w } } impl R { #[doc = "Bits 0:1 - Access Mode"] #[inline(always)] pub fn amod(&self) -> AMOD_R { AMOD_R::new((self.bits & 0x03) as u8) } #[doc = "Bits 2:31 - Address"] #[inline(always)] pub fn addr(&self) -> ADDR_R { ADDR_R::new(((self.bits >> 2) & 0x3fff_ffff) as u32) } } impl W { #[doc = "Bits 0:1 - Access Mode"] #[inline(always)] pub fn amod(&mut self) -> AMOD_W { AMOD_W { w: self } } #[doc = "Bits 2:31 - Address"] #[inline(always)] pub fn addr(&mut self) -> ADDR_W { ADDR_W { w: self } } }