1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193
#[doc = "Reader of register CTRLB"] pub type R = crate::R<u32, super::CTRLB>; #[doc = "Writer for register CTRLB"] pub type W = crate::W<u32, super::CTRLB>; #[doc = "Register CTRLB `reset()`'s with value 0"] impl crate::ResetValue for super::CTRLB { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `SMEN`"] pub type SMEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SMEN`"] pub struct SMEN_W<'a> { w: &'a mut W, } impl<'a> SMEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "Reader of field `GCMD`"] pub type GCMD_R = crate::R<bool, bool>; #[doc = "Write proxy for field `GCMD`"] pub struct GCMD_W<'a> { w: &'a mut W, } impl<'a> GCMD_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9); self.w } } #[doc = "Reader of field `AACKEN`"] pub type AACKEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `AACKEN`"] pub struct AACKEN_W<'a> { w: &'a mut W, } impl<'a> AACKEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10); self.w } } #[doc = "Reader of field `AMODE`"] pub type AMODE_R = crate::R<u8, u8>; #[doc = "Write proxy for field `AMODE`"] pub struct AMODE_W<'a> { w: &'a mut W, } impl<'a> AMODE_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 14)) | (((value as u32) & 0x03) << 14); self.w } } #[doc = "Write proxy for field `CMD`"] pub struct CMD_W<'a> { w: &'a mut W, } impl<'a> CMD_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 16)) | (((value as u32) & 0x03) << 16); self.w } } #[doc = "Reader of field `ACKACT`"] pub type ACKACT_R = crate::R<bool, bool>; #[doc = "Write proxy for field `ACKACT`"] pub struct ACKACT_W<'a> { w: &'a mut W, } impl<'a> ACKACT_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 18)) | (((value as u32) & 0x01) << 18); self.w } } impl R { #[doc = "Bit 8 - Smart Mode Enable"] #[inline(always)] pub fn smen(&self) -> SMEN_R { SMEN_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 9 - PMBus Group Command"] #[inline(always)] pub fn gcmd(&self) -> GCMD_R { GCMD_R::new(((self.bits >> 9) & 0x01) != 0) } #[doc = "Bit 10 - Automatic Address Acknowledge"] #[inline(always)] pub fn aacken(&self) -> AACKEN_R { AACKEN_R::new(((self.bits >> 10) & 0x01) != 0) } #[doc = "Bits 14:15 - Address Mode"] #[inline(always)] pub fn amode(&self) -> AMODE_R { AMODE_R::new(((self.bits >> 14) & 0x03) as u8) } #[doc = "Bit 18 - Acknowledge Action"] #[inline(always)] pub fn ackact(&self) -> ACKACT_R { ACKACT_R::new(((self.bits >> 18) & 0x01) != 0) } } impl W { #[doc = "Bit 8 - Smart Mode Enable"] #[inline(always)] pub fn smen(&mut self) -> SMEN_W { SMEN_W { w: self } } #[doc = "Bit 9 - PMBus Group Command"] #[inline(always)] pub fn gcmd(&mut self) -> GCMD_W { GCMD_W { w: self } } #[doc = "Bit 10 - Automatic Address Acknowledge"] #[inline(always)] pub fn aacken(&mut self) -> AACKEN_W { AACKEN_W { w: self } } #[doc = "Bits 14:15 - Address Mode"] #[inline(always)] pub fn amode(&mut self) -> AMODE_W { AMODE_W { w: self } } #[doc = "Bits 16:17 - Command"] #[inline(always)] pub fn cmd(&mut self) -> CMD_W { CMD_W { w: self } } #[doc = "Bit 18 - Acknowledge Action"] #[inline(always)] pub fn ackact(&mut self) -> ACKACT_W { ACKACT_W { w: self } } }