1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71
#[doc = "Reader of register CHSTATUS%s"] pub type R = crate::R<u8, super::CHSTATUS>; #[doc = "Writer for register CHSTATUS%s"] pub type W = crate::W<u8, super::CHSTATUS>; #[doc = "Register CHSTATUS%s `reset()`'s with value 0"] impl crate::ResetValue for super::CHSTATUS { type Type = u8; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `PEND`"] pub type PEND_R = crate::R<bool, bool>; #[doc = "Reader of field `BUSY`"] pub type BUSY_R = crate::R<bool, bool>; #[doc = "Reader of field `FERR`"] pub type FERR_R = crate::R<bool, bool>; #[doc = "Reader of field `CRCERR`"] pub type CRCERR_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CRCERR`"] pub struct CRCERR_W<'a> { w: &'a mut W, } impl<'a> CRCERR_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u8) & 0x01) << 3); self.w } } impl R { #[doc = "Bit 0 - Channel Pending"] #[inline(always)] pub fn pend(&self) -> PEND_R { PEND_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - Channel Busy"] #[inline(always)] pub fn busy(&self) -> BUSY_R { BUSY_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 2 - Channel Fetch Error"] #[inline(always)] pub fn ferr(&self) -> FERR_R { FERR_R::new(((self.bits >> 2) & 0x01) != 0) } #[doc = "Bit 3 - Channel CRC Error"] #[inline(always)] pub fn crcerr(&self) -> CRCERR_R { CRCERR_R::new(((self.bits >> 3) & 0x01) != 0) } } impl W { #[doc = "Bit 3 - Channel CRC Error"] #[inline(always)] pub fn crcerr(&mut self) -> CRCERR_W { CRCERR_W { w: self } } }