1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860
#[doc = r" Value read from the register"] pub struct R { bits: u32, } #[doc = r" Value to write to the register"] pub struct W { bits: u32, } impl super::BOD33 { #[doc = r" Modifies the contents of the register"] #[inline] pub fn modify<F>(&self, f: F) where for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W, { let bits = self.register.get(); let r = R { bits }; let mut w = W { bits }; f(&r, &mut w); self.register.set(w.bits); } #[doc = r" Reads the contents of the register"] #[inline] pub fn read(&self) -> R { R { bits: self.register.get(), } } #[doc = r" Writes to the register"] #[inline] pub fn write<F>(&self, f: F) where F: FnOnce(&mut W) -> &mut W, { let mut w = W::reset_value(); f(&mut w); self.register.set(w.bits); } #[doc = r" Writes the reset value to the register"] #[inline] pub fn reset(&self) { self.write(|w| w) } } #[doc = r" Value of the field"] pub struct ENABLER { bits: bool, } impl ENABLER { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bit(&self) -> bool { self.bits } #[doc = r" Returns `true` if the bit is clear (0)"] #[inline] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r" Returns `true` if the bit is set (1)"] #[inline] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = r" Value of the field"] pub struct HYSTR { bits: bool, } impl HYSTR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bit(&self) -> bool { self.bits } #[doc = r" Returns `true` if the bit is clear (0)"] #[inline] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r" Returns `true` if the bit is set (1)"] #[inline] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = "Possible values of the field `ACTION`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum ACTIONR { #[doc = "No action"] NONE, #[doc = "The BOD33 generates a reset"] RESET, #[doc = "The BOD33 generates an interrupt"] INTERRUPT, #[doc = r" Reserved"] _Reserved(u8), } impl ACTIONR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bits(&self) -> u8 { match *self { ACTIONR::NONE => 0, ACTIONR::RESET => 1, ACTIONR::INTERRUPT => 2, ACTIONR::_Reserved(bits) => bits, } } #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _from(value: u8) -> ACTIONR { match value { 0 => ACTIONR::NONE, 1 => ACTIONR::RESET, 2 => ACTIONR::INTERRUPT, i => ACTIONR::_Reserved(i), } } #[doc = "Checks if the value of the field is `NONE`"] #[inline] pub fn is_none(&self) -> bool { *self == ACTIONR::NONE } #[doc = "Checks if the value of the field is `RESET`"] #[inline] pub fn is_reset(&self) -> bool { *self == ACTIONR::RESET } #[doc = "Checks if the value of the field is `INTERRUPT`"] #[inline] pub fn is_interrupt(&self) -> bool { *self == ACTIONR::INTERRUPT } } #[doc = r" Value of the field"] pub struct RUNSTDBYR { bits: bool, } impl RUNSTDBYR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bit(&self) -> bool { self.bits } #[doc = r" Returns `true` if the bit is clear (0)"] #[inline] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r" Returns `true` if the bit is set (1)"] #[inline] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = r" Value of the field"] pub struct MODER { bits: bool, } impl MODER { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bit(&self) -> bool { self.bits } #[doc = r" Returns `true` if the bit is clear (0)"] #[inline] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r" Returns `true` if the bit is set (1)"] #[inline] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = r" Value of the field"] pub struct CENR { bits: bool, } impl CENR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bit(&self) -> bool { self.bits } #[doc = r" Returns `true` if the bit is clear (0)"] #[inline] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r" Returns `true` if the bit is set (1)"] #[inline] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = "Possible values of the field `PSEL`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum PSELR { #[doc = "Divide clock by 2"] DIV2, #[doc = "Divide clock by 4"] DIV4, #[doc = "Divide clock by 8"] DIV8, #[doc = "Divide clock by 16"] DIV16, #[doc = "Divide clock by 32"] DIV32, #[doc = "Divide clock by 64"] DIV64, #[doc = "Divide clock by 128"] DIV128, #[doc = "Divide clock by 256"] DIV256, #[doc = "Divide clock by 512"] DIV512, #[doc = "Divide clock by 1024"] DIV1K, #[doc = "Divide clock by 2048"] DIV2K, #[doc = "Divide clock by 4096"] DIV4K, #[doc = "Divide clock by 8192"] DIV8K, #[doc = "Divide clock by 16384"] DIV16K, #[doc = "Divide clock by 32768"] DIV32K, #[doc = "Divide clock by 65536"] DIV64K, } impl PSELR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bits(&self) -> u8 { match *self { PSELR::DIV2 => 0, PSELR::DIV4 => 1, PSELR::DIV8 => 2, PSELR::DIV16 => 3, PSELR::DIV32 => 4, PSELR::DIV64 => 5, PSELR::DIV128 => 6, PSELR::DIV256 => 7, PSELR::DIV512 => 8, PSELR::DIV1K => 9, PSELR::DIV2K => 10, PSELR::DIV4K => 11, PSELR::DIV8K => 12, PSELR::DIV16K => 13, PSELR::DIV32K => 14, PSELR::DIV64K => 15, } } #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _from(value: u8) -> PSELR { match value { 0 => PSELR::DIV2, 1 => PSELR::DIV4, 2 => PSELR::DIV8, 3 => PSELR::DIV16, 4 => PSELR::DIV32, 5 => PSELR::DIV64, 6 => PSELR::DIV128, 7 => PSELR::DIV256, 8 => PSELR::DIV512, 9 => PSELR::DIV1K, 10 => PSELR::DIV2K, 11 => PSELR::DIV4K, 12 => PSELR::DIV8K, 13 => PSELR::DIV16K, 14 => PSELR::DIV32K, 15 => PSELR::DIV64K, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `DIV2`"] #[inline] pub fn is_div2(&self) -> bool { *self == PSELR::DIV2 } #[doc = "Checks if the value of the field is `DIV4`"] #[inline] pub fn is_div4(&self) -> bool { *self == PSELR::DIV4 } #[doc = "Checks if the value of the field is `DIV8`"] #[inline] pub fn is_div8(&self) -> bool { *self == PSELR::DIV8 } #[doc = "Checks if the value of the field is `DIV16`"] #[inline] pub fn is_div16(&self) -> bool { *self == PSELR::DIV16 } #[doc = "Checks if the value of the field is `DIV32`"] #[inline] pub fn is_div32(&self) -> bool { *self == PSELR::DIV32 } #[doc = "Checks if the value of the field is `DIV64`"] #[inline] pub fn is_div64(&self) -> bool { *self == PSELR::DIV64 } #[doc = "Checks if the value of the field is `DIV128`"] #[inline] pub fn is_div128(&self) -> bool { *self == PSELR::DIV128 } #[doc = "Checks if the value of the field is `DIV256`"] #[inline] pub fn is_div256(&self) -> bool { *self == PSELR::DIV256 } #[doc = "Checks if the value of the field is `DIV512`"] #[inline] pub fn is_div512(&self) -> bool { *self == PSELR::DIV512 } #[doc = "Checks if the value of the field is `DIV1K`"] #[inline] pub fn is_div1k(&self) -> bool { *self == PSELR::DIV1K } #[doc = "Checks if the value of the field is `DIV2K`"] #[inline] pub fn is_div2k(&self) -> bool { *self == PSELR::DIV2K } #[doc = "Checks if the value of the field is `DIV4K`"] #[inline] pub fn is_div4k(&self) -> bool { *self == PSELR::DIV4K } #[doc = "Checks if the value of the field is `DIV8K`"] #[inline] pub fn is_div8k(&self) -> bool { *self == PSELR::DIV8K } #[doc = "Checks if the value of the field is `DIV16K`"] #[inline] pub fn is_div16k(&self) -> bool { *self == PSELR::DIV16K } #[doc = "Checks if the value of the field is `DIV32K`"] #[inline] pub fn is_div32k(&self) -> bool { *self == PSELR::DIV32K } #[doc = "Checks if the value of the field is `DIV64K`"] #[inline] pub fn is_div64k(&self) -> bool { *self == PSELR::DIV64K } } #[doc = r" Value of the field"] pub struct LEVELR { bits: u8, } impl LEVELR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bits(&self) -> u8 { self.bits } } #[doc = r" Proxy"] pub struct _ENABLEW<'a> { w: &'a mut W, } impl<'a> _ENABLEW<'a> { #[doc = r" Sets the field bit"] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r" Clears the field bit"] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r" Writes raw bits to the field"] #[inline] pub fn bit(self, value: bool) -> &'a mut W { const MASK: bool = true; const OFFSET: u8 = 1; self.w.bits &= !((MASK as u32) << OFFSET); self.w.bits |= ((value & MASK) as u32) << OFFSET; self.w } } #[doc = r" Proxy"] pub struct _HYSTW<'a> { w: &'a mut W, } impl<'a> _HYSTW<'a> { #[doc = r" Sets the field bit"] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r" Clears the field bit"] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r" Writes raw bits to the field"] #[inline] pub fn bit(self, value: bool) -> &'a mut W { const MASK: bool = true; const OFFSET: u8 = 2; self.w.bits &= !((MASK as u32) << OFFSET); self.w.bits |= ((value & MASK) as u32) << OFFSET; self.w } } #[doc = "Values that can be written to the field `ACTION`"] pub enum ACTIONW { #[doc = "No action"] NONE, #[doc = "The BOD33 generates a reset"] RESET, #[doc = "The BOD33 generates an interrupt"] INTERRUPT, } impl ACTIONW { #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _bits(&self) -> u8 { match *self { ACTIONW::NONE => 0, ACTIONW::RESET => 1, ACTIONW::INTERRUPT => 2, } } } #[doc = r" Proxy"] pub struct _ACTIONW<'a> { w: &'a mut W, } impl<'a> _ACTIONW<'a> { #[doc = r" Writes `variant` to the field"] #[inline] pub fn variant(self, variant: ACTIONW) -> &'a mut W { unsafe { self.bits(variant._bits()) } } #[doc = "No action"] #[inline] pub fn none(self) -> &'a mut W { self.variant(ACTIONW::NONE) } #[doc = "The BOD33 generates a reset"] #[inline] pub fn reset(self) -> &'a mut W { self.variant(ACTIONW::RESET) } #[doc = "The BOD33 generates an interrupt"] #[inline] pub fn interrupt(self) -> &'a mut W { self.variant(ACTIONW::INTERRUPT) } #[doc = r" Writes raw bits to the field"] #[inline] pub unsafe fn bits(self, value: u8) -> &'a mut W { const MASK: u8 = 3; const OFFSET: u8 = 3; self.w.bits &= !((MASK as u32) << OFFSET); self.w.bits |= ((value & MASK) as u32) << OFFSET; self.w } } #[doc = r" Proxy"] pub struct _RUNSTDBYW<'a> { w: &'a mut W, } impl<'a> _RUNSTDBYW<'a> { #[doc = r" Sets the field bit"] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r" Clears the field bit"] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r" Writes raw bits to the field"] #[inline] pub fn bit(self, value: bool) -> &'a mut W { const MASK: bool = true; const OFFSET: u8 = 6; self.w.bits &= !((MASK as u32) << OFFSET); self.w.bits |= ((value & MASK) as u32) << OFFSET; self.w } } #[doc = r" Proxy"] pub struct _MODEW<'a> { w: &'a mut W, } impl<'a> _MODEW<'a> { #[doc = r" Sets the field bit"] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r" Clears the field bit"] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r" Writes raw bits to the field"] #[inline] pub fn bit(self, value: bool) -> &'a mut W { const MASK: bool = true; const OFFSET: u8 = 8; self.w.bits &= !((MASK as u32) << OFFSET); self.w.bits |= ((value & MASK) as u32) << OFFSET; self.w } } #[doc = r" Proxy"] pub struct _CENW<'a> { w: &'a mut W, } impl<'a> _CENW<'a> { #[doc = r" Sets the field bit"] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r" Clears the field bit"] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r" Writes raw bits to the field"] #[inline] pub fn bit(self, value: bool) -> &'a mut W { const MASK: bool = true; const OFFSET: u8 = 9; self.w.bits &= !((MASK as u32) << OFFSET); self.w.bits |= ((value & MASK) as u32) << OFFSET; self.w } } #[doc = "Values that can be written to the field `PSEL`"] pub enum PSELW { #[doc = "Divide clock by 2"] DIV2, #[doc = "Divide clock by 4"] DIV4, #[doc = "Divide clock by 8"] DIV8, #[doc = "Divide clock by 16"] DIV16, #[doc = "Divide clock by 32"] DIV32, #[doc = "Divide clock by 64"] DIV64, #[doc = "Divide clock by 128"] DIV128, #[doc = "Divide clock by 256"] DIV256, #[doc = "Divide clock by 512"] DIV512, #[doc = "Divide clock by 1024"] DIV1K, #[doc = "Divide clock by 2048"] DIV2K, #[doc = "Divide clock by 4096"] DIV4K, #[doc = "Divide clock by 8192"] DIV8K, #[doc = "Divide clock by 16384"] DIV16K, #[doc = "Divide clock by 32768"] DIV32K, #[doc = "Divide clock by 65536"] DIV64K, } impl PSELW { #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _bits(&self) -> u8 { match *self { PSELW::DIV2 => 0, PSELW::DIV4 => 1, PSELW::DIV8 => 2, PSELW::DIV16 => 3, PSELW::DIV32 => 4, PSELW::DIV64 => 5, PSELW::DIV128 => 6, PSELW::DIV256 => 7, PSELW::DIV512 => 8, PSELW::DIV1K => 9, PSELW::DIV2K => 10, PSELW::DIV4K => 11, PSELW::DIV8K => 12, PSELW::DIV16K => 13, PSELW::DIV32K => 14, PSELW::DIV64K => 15, } } } #[doc = r" Proxy"] pub struct _PSELW<'a> { w: &'a mut W, } impl<'a> _PSELW<'a> { #[doc = r" Writes `variant` to the field"] #[inline] pub fn variant(self, variant: PSELW) -> &'a mut W { { self.bits(variant._bits()) } } #[doc = "Divide clock by 2"] #[inline] pub fn div2(self) -> &'a mut W { self.variant(PSELW::DIV2) } #[doc = "Divide clock by 4"] #[inline] pub fn div4(self) -> &'a mut W { self.variant(PSELW::DIV4) } #[doc = "Divide clock by 8"] #[inline] pub fn div8(self) -> &'a mut W { self.variant(PSELW::DIV8) } #[doc = "Divide clock by 16"] #[inline] pub fn div16(self) -> &'a mut W { self.variant(PSELW::DIV16) } #[doc = "Divide clock by 32"] #[inline] pub fn div32(self) -> &'a mut W { self.variant(PSELW::DIV32) } #[doc = "Divide clock by 64"] #[inline] pub fn div64(self) -> &'a mut W { self.variant(PSELW::DIV64) } #[doc = "Divide clock by 128"] #[inline] pub fn div128(self) -> &'a mut W { self.variant(PSELW::DIV128) } #[doc = "Divide clock by 256"] #[inline] pub fn div256(self) -> &'a mut W { self.variant(PSELW::DIV256) } #[doc = "Divide clock by 512"] #[inline] pub fn div512(self) -> &'a mut W { self.variant(PSELW::DIV512) } #[doc = "Divide clock by 1024"] #[inline] pub fn div1k(self) -> &'a mut W { self.variant(PSELW::DIV1K) } #[doc = "Divide clock by 2048"] #[inline] pub fn div2k(self) -> &'a mut W { self.variant(PSELW::DIV2K) } #[doc = "Divide clock by 4096"] #[inline] pub fn div4k(self) -> &'a mut W { self.variant(PSELW::DIV4K) } #[doc = "Divide clock by 8192"] #[inline] pub fn div8k(self) -> &'a mut W { self.variant(PSELW::DIV8K) } #[doc = "Divide clock by 16384"] #[inline] pub fn div16k(self) -> &'a mut W { self.variant(PSELW::DIV16K) } #[doc = "Divide clock by 32768"] #[inline] pub fn div32k(self) -> &'a mut W { self.variant(PSELW::DIV32K) } #[doc = "Divide clock by 65536"] #[inline] pub fn div64k(self) -> &'a mut W { self.variant(PSELW::DIV64K) } #[doc = r" Writes raw bits to the field"] #[inline] pub fn bits(self, value: u8) -> &'a mut W { const MASK: u8 = 15; const OFFSET: u8 = 12; self.w.bits &= !((MASK as u32) << OFFSET); self.w.bits |= ((value & MASK) as u32) << OFFSET; self.w } } #[doc = r" Proxy"] pub struct _LEVELW<'a> { w: &'a mut W, } impl<'a> _LEVELW<'a> { #[doc = r" Writes raw bits to the field"] #[inline] pub unsafe fn bits(self, value: u8) -> &'a mut W { const MASK: u8 = 63; const OFFSET: u8 = 16; self.w.bits &= !((MASK as u32) << OFFSET); self.w.bits |= ((value & MASK) as u32) << OFFSET; self.w } } impl R { #[doc = r" Value of the register as raw bits"] #[inline] pub fn bits(&self) -> u32 { self.bits } #[doc = "Bit 1 - Enable"] #[inline] pub fn enable(&self) -> ENABLER { let bits = { const MASK: bool = true; const OFFSET: u8 = 1; ((self.bits >> OFFSET) & MASK as u32) != 0 }; ENABLER { bits } } #[doc = "Bit 2 - Hysteresis"] #[inline] pub fn hyst(&self) -> HYSTR { let bits = { const MASK: bool = true; const OFFSET: u8 = 2; ((self.bits >> OFFSET) & MASK as u32) != 0 }; HYSTR { bits } } #[doc = "Bits 3:4 - BOD33 Action"] #[inline] pub fn action(&self) -> ACTIONR { ACTIONR::_from({ const MASK: u8 = 3; const OFFSET: u8 = 3; ((self.bits >> OFFSET) & MASK as u32) as u8 }) } #[doc = "Bit 6 - Run in Standby"] #[inline] pub fn runstdby(&self) -> RUNSTDBYR { let bits = { const MASK: bool = true; const OFFSET: u8 = 6; ((self.bits >> OFFSET) & MASK as u32) != 0 }; RUNSTDBYR { bits } } #[doc = "Bit 8 - Operation Mode"] #[inline] pub fn mode(&self) -> MODER { let bits = { const MASK: bool = true; const OFFSET: u8 = 8; ((self.bits >> OFFSET) & MASK as u32) != 0 }; MODER { bits } } #[doc = "Bit 9 - Clock Enable"] #[inline] pub fn cen(&self) -> CENR { let bits = { const MASK: bool = true; const OFFSET: u8 = 9; ((self.bits >> OFFSET) & MASK as u32) != 0 }; CENR { bits } } #[doc = "Bits 12:15 - Prescaler Select"] #[inline] pub fn psel(&self) -> PSELR { PSELR::_from({ const MASK: u8 = 15; const OFFSET: u8 = 12; ((self.bits >> OFFSET) & MASK as u32) as u8 }) } #[doc = "Bits 16:21 - BOD33 Threshold Level"] #[inline] pub fn level(&self) -> LEVELR { let bits = { const MASK: u8 = 63; const OFFSET: u8 = 16; ((self.bits >> OFFSET) & MASK as u32) as u8 }; LEVELR { bits } } } impl W { #[doc = r" Reset value of the register"] #[inline] pub fn reset_value() -> W { W { bits: 0 } } #[doc = r" Writes raw bits to the register"] #[inline] pub unsafe fn bits(&mut self, bits: u32) -> &mut Self { self.bits = bits; self } #[doc = "Bit 1 - Enable"] #[inline] pub fn enable(&mut self) -> _ENABLEW { _ENABLEW { w: self } } #[doc = "Bit 2 - Hysteresis"] #[inline] pub fn hyst(&mut self) -> _HYSTW { _HYSTW { w: self } } #[doc = "Bits 3:4 - BOD33 Action"] #[inline] pub fn action(&mut self) -> _ACTIONW { _ACTIONW { w: self } } #[doc = "Bit 6 - Run in Standby"] #[inline] pub fn runstdby(&mut self) -> _RUNSTDBYW { _RUNSTDBYW { w: self } } #[doc = "Bit 8 - Operation Mode"] #[inline] pub fn mode(&mut self) -> _MODEW { _MODEW { w: self } } #[doc = "Bit 9 - Clock Enable"] #[inline] pub fn cen(&mut self) -> _CENW { _CENW { w: self } } #[doc = "Bits 12:15 - Prescaler Select"] #[inline] pub fn psel(&mut self) -> _PSELW { _PSELW { w: self } } #[doc = "Bits 16:21 - BOD33 Threshold Level"] #[inline] pub fn level(&mut self) -> _LEVELW { _LEVELW { w: self } } }