1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338
#[doc = "Reader of register MR_SPI_MODE"] pub type R = crate::R<u32, super::MR_SPI_MODE>; #[doc = "Writer for register MR_SPI_MODE"] pub type W = crate::W<u32, super::MR_SPI_MODE>; #[doc = "USART Mode of Operation"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum USART_MODE_A { #[doc = "14: SPI master"] SPI_MASTER = 14, #[doc = "15: SPI Slave"] SPI_SLAVE = 15, } impl From<USART_MODE_A> for u8 { #[inline(always)] fn from(variant: USART_MODE_A) -> Self { variant as _ } } #[doc = "Reader of field `USART_MODE`"] pub type USART_MODE_R = crate::R<u8, USART_MODE_A>; impl USART_MODE_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, USART_MODE_A> { use crate::Variant::*; match self.bits { 14 => Val(USART_MODE_A::SPI_MASTER), 15 => Val(USART_MODE_A::SPI_SLAVE), i => Res(i), } } #[doc = "Checks if the value of the field is `SPI_MASTER`"] #[inline(always)] pub fn is_spi_master(&self) -> bool { *self == USART_MODE_A::SPI_MASTER } #[doc = "Checks if the value of the field is `SPI_SLAVE`"] #[inline(always)] pub fn is_spi_slave(&self) -> bool { *self == USART_MODE_A::SPI_SLAVE } } #[doc = "Write proxy for field `USART_MODE`"] pub struct USART_MODE_W<'a> { w: &'a mut W, } impl<'a> USART_MODE_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: USART_MODE_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "SPI master"] #[inline(always)] pub fn spi_master(self) -> &'a mut W { self.variant(USART_MODE_A::SPI_MASTER) } #[doc = "SPI Slave"] #[inline(always)] pub fn spi_slave(self) -> &'a mut W { self.variant(USART_MODE_A::SPI_SLAVE) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x0f) | ((value as u32) & 0x0f); self.w } } #[doc = "Clock Selection"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum USCLKS_A { #[doc = "0: master Clock MCK is selected"] MCK = 0, #[doc = "1: Internal Clock Divided MCK/DIV (DIV=8) is selected"] DIV = 1, #[doc = "3: Serial Clock SLK is selected"] SCK = 3, } impl From<USCLKS_A> for u8 { #[inline(always)] fn from(variant: USCLKS_A) -> Self { variant as _ } } #[doc = "Reader of field `USCLKS`"] pub type USCLKS_R = crate::R<u8, USCLKS_A>; impl USCLKS_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, USCLKS_A> { use crate::Variant::*; match self.bits { 0 => Val(USCLKS_A::MCK), 1 => Val(USCLKS_A::DIV), 3 => Val(USCLKS_A::SCK), i => Res(i), } } #[doc = "Checks if the value of the field is `MCK`"] #[inline(always)] pub fn is_mck(&self) -> bool { *self == USCLKS_A::MCK } #[doc = "Checks if the value of the field is `DIV`"] #[inline(always)] pub fn is_div(&self) -> bool { *self == USCLKS_A::DIV } #[doc = "Checks if the value of the field is `SCK`"] #[inline(always)] pub fn is_sck(&self) -> bool { *self == USCLKS_A::SCK } } #[doc = "Write proxy for field `USCLKS`"] pub struct USCLKS_W<'a> { w: &'a mut W, } impl<'a> USCLKS_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: USCLKS_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "master Clock MCK is selected"] #[inline(always)] pub fn mck(self) -> &'a mut W { self.variant(USCLKS_A::MCK) } #[doc = "Internal Clock Divided MCK/DIV (DIV=8) is selected"] #[inline(always)] pub fn div(self) -> &'a mut W { self.variant(USCLKS_A::DIV) } #[doc = "Serial Clock SLK is selected"] #[inline(always)] pub fn sck(self) -> &'a mut W { self.variant(USCLKS_A::SCK) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 4)) | (((value as u32) & 0x03) << 4); self.w } } #[doc = "Character Length"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum CHRL_A { #[doc = "3: Character length is 8 bits"] _8_BIT = 3, } impl From<CHRL_A> for u8 { #[inline(always)] fn from(variant: CHRL_A) -> Self { variant as _ } } #[doc = "Reader of field `CHRL`"] pub type CHRL_R = crate::R<u8, CHRL_A>; impl CHRL_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, CHRL_A> { use crate::Variant::*; match self.bits { 3 => Val(CHRL_A::_8_BIT), i => Res(i), } } #[doc = "Checks if the value of the field is `_8_BIT`"] #[inline(always)] pub fn is_8_bit(&self) -> bool { *self == CHRL_A::_8_BIT } } #[doc = "Write proxy for field `CHRL`"] pub struct CHRL_W<'a> { w: &'a mut W, } impl<'a> CHRL_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: CHRL_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "Character length is 8 bits"] #[inline(always)] pub fn _8_bit(self) -> &'a mut W { self.variant(CHRL_A::_8_BIT) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 6)) | (((value as u32) & 0x03) << 6); self.w } } #[doc = "Reader of field `CPHA`"] pub type CPHA_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CPHA`"] pub struct CPHA_W<'a> { w: &'a mut W, } impl<'a> CPHA_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "Reader of field `CPOL`"] pub type CPOL_R = crate::R<bool, bool>; #[doc = "Write proxy for field `CPOL`"] pub struct CPOL_W<'a> { w: &'a mut W, } impl<'a> CPOL_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16); self.w } } #[doc = "Reader of field `WRDBT`"] pub type WRDBT_R = crate::R<bool, bool>; #[doc = "Write proxy for field `WRDBT`"] pub struct WRDBT_W<'a> { w: &'a mut W, } impl<'a> WRDBT_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 20)) | (((value as u32) & 0x01) << 20); self.w } } impl R { #[doc = "Bits 0:3 - USART Mode of Operation"] #[inline(always)] pub fn usart_mode(&self) -> USART_MODE_R { USART_MODE_R::new((self.bits & 0x0f) as u8) } #[doc = "Bits 4:5 - Clock Selection"] #[inline(always)] pub fn usclks(&self) -> USCLKS_R { USCLKS_R::new(((self.bits >> 4) & 0x03) as u8) } #[doc = "Bits 6:7 - Character Length"] #[inline(always)] pub fn chrl(&self) -> CHRL_R { CHRL_R::new(((self.bits >> 6) & 0x03) as u8) } #[doc = "Bit 8 - SPI Clock Phase"] #[inline(always)] pub fn cpha(&self) -> CPHA_R { CPHA_R::new(((self.bits >> 8) & 0x01) != 0) } #[doc = "Bit 16 - SPI Clock Polarity"] #[inline(always)] pub fn cpol(&self) -> CPOL_R { CPOL_R::new(((self.bits >> 16) & 0x01) != 0) } #[doc = "Bit 20 - Wait Read Data Before Transfer"] #[inline(always)] pub fn wrdbt(&self) -> WRDBT_R { WRDBT_R::new(((self.bits >> 20) & 0x01) != 0) } } impl W { #[doc = "Bits 0:3 - USART Mode of Operation"] #[inline(always)] pub fn usart_mode(&mut self) -> USART_MODE_W { USART_MODE_W { w: self } } #[doc = "Bits 4:5 - Clock Selection"] #[inline(always)] pub fn usclks(&mut self) -> USCLKS_W { USCLKS_W { w: self } } #[doc = "Bits 6:7 - Character Length"] #[inline(always)] pub fn chrl(&mut self) -> CHRL_W { CHRL_W { w: self } } #[doc = "Bit 8 - SPI Clock Phase"] #[inline(always)] pub fn cpha(&mut self) -> CPHA_W { CPHA_W { w: self } } #[doc = "Bit 16 - SPI Clock Polarity"] #[inline(always)] pub fn cpol(&mut self) -> CPOL_W { CPOL_W { w: self } } #[doc = "Bit 20 - Wait Read Data Before Transfer"] #[inline(always)] pub fn wrdbt(&mut self) -> WRDBT_W { WRDBT_W { w: self } } }