1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74
#[doc = "Reader of register PMC_USB"] pub type R = crate::R<u32, super::PMC_USB>; #[doc = "Writer for register PMC_USB"] pub type W = crate::W<u32, super::PMC_USB>; #[doc = "Register PMC_USB `reset()`'s with value 0"] impl crate::ResetValue for super::PMC_USB { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `USBS`"] pub type USBS_R = crate::R<bool, bool>; #[doc = "Write proxy for field `USBS`"] pub struct USBS_W<'a> { w: &'a mut W, } impl<'a> USBS_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `USBDIV`"] pub type USBDIV_R = crate::R<u8, u8>; #[doc = "Write proxy for field `USBDIV`"] pub struct USBDIV_W<'a> { w: &'a mut W, } impl<'a> USBDIV_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 8)) | (((value as u32) & 0x0f) << 8); self.w } } impl R { #[doc = "Bit 0 - USB Input Clock Selection"] #[inline(always)] pub fn usbs(&self) -> USBS_R { USBS_R::new((self.bits & 0x01) != 0) } #[doc = "Bits 8:11 - Divider for USB Clock"] #[inline(always)] pub fn usbdiv(&self) -> USBDIV_R { USBDIV_R::new(((self.bits >> 8) & 0x0f) as u8) } } impl W { #[doc = "Bit 0 - USB Input Clock Selection"] #[inline(always)] pub fn usbs(&mut self) -> USBS_W { USBS_W { w: self } } #[doc = "Bits 8:11 - Divider for USB Clock"] #[inline(always)] pub fn usbdiv(&mut self) -> USBDIV_W { USBDIV_W { w: self } } }