1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52

#[doc = "Register `DMA_EN` writer"]
pub struct W(crate::W<DMA_EN_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DMA_EN_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DMA_EN_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DMA_EN_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `DMAEN` writer - DMA Enable Register"]
pub type DMAEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMA_EN_SPEC, bool, O>;
impl W {
    #[doc = "Bit 0 - DMA Enable Register"]
    #[inline(always)]
    #[must_use]
    pub fn dmaen(&mut self) -> DMAEN_W<0> {
        DMAEN_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "CRCCU DMA Enable Register\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dma_en](index.html) module"]
pub struct DMA_EN_SPEC;
impl crate::RegisterSpec for DMA_EN_SPEC {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [dma_en::W](W) writer structure"]
impl crate::Writable for DMA_EN_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets DMA_EN to value 0"]
impl crate::Resettable for DMA_EN_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}