1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84

#[doc = "Register `IDR` writer"]
pub struct W(crate::W<IDR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<IDR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<IDR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<IDR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `SEOC` writer - Sequencer end of conversion Interrupt Disable"]
pub type SEOC_W<'a, const O: u8> = crate::BitWriter<'a, u32, IDR_SPEC, bool, O>;
#[doc = "Field `LOVR` writer - Sequencer last converted value overrun Interrupt Disable"]
pub type LOVR_W<'a, const O: u8> = crate::BitWriter<'a, u32, IDR_SPEC, bool, O>;
#[doc = "Field `WM` writer - Window monitor Interrupt Disable"]
pub type WM_W<'a, const O: u8> = crate::BitWriter<'a, u32, IDR_SPEC, bool, O>;
#[doc = "Field `SMTRG` writer - Sequencer missed trigger event Interrupt Disable"]
pub type SMTRG_W<'a, const O: u8> = crate::BitWriter<'a, u32, IDR_SPEC, bool, O>;
#[doc = "Field `TTO` writer - Timer time-out Interrupt Disable"]
pub type TTO_W<'a, const O: u8> = crate::BitWriter<'a, u32, IDR_SPEC, bool, O>;
impl W {
    #[doc = "Bit 0 - Sequencer end of conversion Interrupt Disable"]
    #[inline(always)]
    #[must_use]
    pub fn seoc(&mut self) -> SEOC_W<0> {
        SEOC_W::new(self)
    }
    #[doc = "Bit 1 - Sequencer last converted value overrun Interrupt Disable"]
    #[inline(always)]
    #[must_use]
    pub fn lovr(&mut self) -> LOVR_W<1> {
        LOVR_W::new(self)
    }
    #[doc = "Bit 2 - Window monitor Interrupt Disable"]
    #[inline(always)]
    #[must_use]
    pub fn wm(&mut self) -> WM_W<2> {
        WM_W::new(self)
    }
    #[doc = "Bit 3 - Sequencer missed trigger event Interrupt Disable"]
    #[inline(always)]
    #[must_use]
    pub fn smtrg(&mut self) -> SMTRG_W<3> {
        SMTRG_W::new(self)
    }
    #[doc = "Bit 5 - Timer time-out Interrupt Disable"]
    #[inline(always)]
    #[must_use]
    pub fn tto(&mut self) -> TTO_W<5> {
        TTO_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Interrupt Disable Register\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [idr](index.html) module"]
pub struct IDR_SPEC;
impl crate::RegisterSpec for IDR_SPEC {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [idr::W](W) writer structure"]
impl crate::Writable for IDR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets IDR to value 0"]
impl crate::Resettable for IDR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}