1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151
#[doc = "Writer for register IDR"] pub type W = crate::W<u32, super::IDR>; #[doc = "Register IDR `reset()`'s with value 0"] impl crate::ResetValue for super::IDR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Write proxy for field `CFD`"] pub struct CFD_W<'a> { w: &'a mut W, } impl<'a> CFD_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Write proxy for field `CKRDY`"] pub struct CKRDY_W<'a> { w: &'a mut W, } impl<'a> CKRDY_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5); self.w } } #[doc = "Wake up Interrupt Disable\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum WAKE_AW { #[doc = "0: No effect"] _0 = 0, #[doc = "1: Disable Interrupt."] _1 = 1, } impl From<WAKE_AW> for bool { #[inline(always)] fn from(variant: WAKE_AW) -> Self { variant as u8 != 0 } } #[doc = "Write proxy for field `WAKE`"] pub struct WAKE_W<'a> { w: &'a mut W, } impl<'a> WAKE_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: WAKE_AW) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "No effect"] #[inline(always)] pub fn _0(self) -> &'a mut W { self.variant(WAKE_AW::_0) } #[doc = "Disable Interrupt."] #[inline(always)] pub fn _1(self) -> &'a mut W { self.variant(WAKE_AW::_1) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8); self.w } } #[doc = "Write proxy for field `AE`"] pub struct AE_W<'a> { w: &'a mut W, } impl<'a> AE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 31)) | (((value as u32) & 0x01) << 31); self.w } } impl W { #[doc = "Bit 0 - Clock Failure Detected Interrupt Disable"] #[inline(always)] pub fn cfd(&mut self) -> CFD_W { CFD_W { w: self } } #[doc = "Bit 5 - Clock Ready Interrupt Disable"] #[inline(always)] pub fn ckrdy(&mut self) -> CKRDY_W { CKRDY_W { w: self } } #[doc = "Bit 8 - Wake up Interrupt Disable"] #[inline(always)] pub fn wake(&mut self) -> WAKE_W { WAKE_W { w: self } } #[doc = "Bit 31 - Access Error Interrupt Disable"] #[inline(always)] pub fn ae(&mut self) -> AE_W { AE_W { w: self } } }